


Arm® Cortex®-M4 32-bit MCU+FPU, 170 MHz / 213 DMIPS,
up to 512 KB Flash, 112 KB SRAM, rich analog, math accelerator

Datasheet - production data

Features

- Includes ST state-of-the-art patented technology
- Core: Arm® 32-bit Cortex®-M4 CPU with FPU, Adaptive real-time accelerator (ART Accelerator) allowing 0-wait-state execution from flash memory, frequency up to 170 MHz with 213 DMIPS, MPU, DSP instructions
- Operating conditions:
 - V_{DD} , V_{DDA} voltage range: 1.71 V to 3.6 V
- Mathematical hardware accelerators
 - CORDIC for trigonometric functions acceleration
 - FMAC: filter mathematical accelerator
- Memories
 - 512 Kbytes of flash memory with ECC support, proprietary code readout protection (PCROP), securable memory area, 1 Kbyte OTP
 - 96 Kbytes of SRAM, with hardware parity check implemented on the first 32 Kbytes
 - Routine booster: 16 Kbytes of SRAM on instruction and data bus, with hardware parity check (CCM SRAM)
 - Quad-SPI memory interface
- Reset and supply management
 - Power-on/power-down reset (POR/PDR/BOR)
 - Programmable voltage detector (PVD)
 - Low-power modes: sleep, stop, standby and shutdown
 - V_{BAT} supply for RTC and backup registers
- Clock management
 - 4 to 48 MHz crystal oscillator
 - 32 kHz oscillator with calibration
 - Internal 16 MHz RC with PLL option ($\pm 1\%$)
 - Internal 32 kHz RC oscillator ($\pm 5\%$)
- Up to 86 fast I/Os
 - All mappable on external interrupt vectors
 - Several I/Os with 5 V tolerant capability
- Interconnect matrix
- 16-channel DMA controller
- 3 x ADCs 0.25 μ s (up to 36 channels). Resolution up to 16-bit with hardware oversampling, 0 to 3.6 V conversion range
- 4 x 12-bit DAC channels
 - 2 x buffered external channels 1 MSPS
 - 2 x unbuffered internal channels 15 MSPS
- 4 x ultra-fast rail-to-rail analog comparators
- 4 x operational amplifiers that can be used in PGA mode, all terminals accessible
- Internal voltage reference buffer (VREFBUF) supporting three output voltages (2.048 V, 2.5 V, 2.9 V)
- 15 timers:
 - 1 x 32-bit timer and 2 x 16-bit timers with up to four IC/OC/PWM or pulse counter and quadrature (incremental) encoder input
 - 3 x 16-bit 8-channel advanced motor control timers, with up to 8 x PWM channels, dead time generation and emergency stop



- 1 x 16-bit timer with 2 x IC/OCs, one OCN/PWM, dead time generation and emergency stop
- 2 x 16-bit timers with IC/OC/OCN/PWM, dead time generation and emergency stop
- 2 x watchdog timers (independent, window)
- 1 x SysTick timer: 24-bit downcounter
- 2 x 16-bit basic timers
- 1 x low-power timer
- Calendar RTC with alarm, periodic wakeup from stop/standby
- Communication interfaces
 - 2 x FDCAN controller supporting flexible data rate
 - 3 x I²C Fast mode plus (1 Mbit/s) with 20 mA current sink, SMBus/PMBus, wakeup from stop
 - 5 x USART/UARTs (ISO 7816 interface, LIN, IrDA, modem control)
- 1 x LPUART
- 3 x SPIs, 4 to 16 programmable bit frames, 2 x with multiplexed half duplex I²S interface
- 1 x SAI (serial audio interface)
- USB 2.0 full-speed interface with LPM and BCD support
- IRTIM (infrared interface)
- USB Type-C™ /USB power delivery controller (UCPD)
- True random number generator (RNG)
- CRC calculation unit, 96-bit unique ID
- Development support: serial wire debug (SWD), JTAG, Embedded Trace Macrocell™
- All packages are ECOPACK2 compliant

Table 1. Device summary

Reference	Part number
STM32G491xC	STM32G491CC, STM32G491KC, STM32G491RC, STM32G491VC, STM32G491MC
STM32G491xE	STM32G491CE, STM32G491KE, STM32G491RE, STM32G491VE, STM32G491ME

Contents

1	Introduction	12
2	Description	13
3	Functional overview	17
3.1	Arm® Cortex®-M4 core with FPU	17
3.2	Adaptive real-time memory accelerator (ART Accelerator)	17
3.3	Memory protection unit	17
3.4	Embedded flash memory	18
3.5	Embedded SRAM	18
3.6	Multi-AHB bus matrix	19
3.7	Boot modes	20
3.8	CORDIC	20
3.9	Filter mathematical accelerator (FMAC)	20
3.10	Cyclic redundancy check calculation unit (CRC)	21
3.11	Power supply management	21
3.11.1	Power supply schemes	21
3.11.2	Power supply supervisor	23
3.11.3	Voltage regulator	23
3.11.4	Low-power modes	23
3.11.5	Reset mode	24
3.11.6	VBAT operation	24
3.12	Interconnect matrix	25
3.13	Clocks and startup	26
3.14	General-purpose inputs/outputs (GPIOs)	27
3.15	Direct memory access controller (DMA)	27
3.16	DMA request router (DMAMUX)	28
3.17	Interrupts and events	28
3.17.1	Nested vectored interrupt controller (NVIC)	28
3.17.2	Extended interrupt/event controller (EXTI)	28
3.18	Analog-to-digital converter (ADC)	29
3.18.1	Temperature sensor	29

3.18.2	Internal voltage reference (VREFINT)	30
3.18.3	VBAT battery voltage monitoring	30
3.18.4	Operational amplifier internal output (OPAMPxINT):	30
3.19	Digital to analog converter (DAC)	30
3.20	Voltage reference buffer (VREFBUF)	31
3.21	Comparators (COMP)	32
3.22	Operational amplifier (OPAMP)	32
3.23	Random number generator (RNG)	32
3.24	Timers and watchdogs	32
3.24.1	Advanced motor control timer (TIM1, TIM8, TIM20)	33
3.24.2	General-purpose timers (TIM2, TIM3, TIM4, TIM15, TIM16, TIM17)	34
3.24.3	Basic timers (TIM6 and TIM7)	34
3.24.4	Low-power timer (LPTIM1)	35
3.24.5	Independent watchdog (IWDG)	35
3.24.6	System window watchdog (WWDG)	35
3.24.7	SysTick timer	35
3.25	Real-time clock (RTC) and backup registers	36
3.26	Tamper and backup registers (TAMP)	36
3.27	Infrared transmitter	37
3.28	Inter-integrated circuit interface (I ² C)	38
3.29	Universal synchronous/asynchronous receiver transmitter (USART) ...	39
3.30	Low-power universal asynchronous receiver transmitter (LPUART) ...	40
3.31	Serial peripheral interface (SPI)	40
3.32	Serial audio interfaces (SAI)	41
3.32.1	SAI peripheral supports	41
3.33	Controller area network (FDCAN1, FDCAN2)	42
3.34	Universal serial bus (USB)	42
3.35	USB Type-C™ / USB Power Delivery controller (UCPD)	42
3.36	Clock recovery system (CRS)	43
3.37	Quad-SPI memory interface (QUADSPI)	43
3.38	Development support	44
3.38.1	Serial wire JTAG debug port (SWJ-DP)	44
3.38.2	Embedded trace macrocell™	44

4	Pinouts and pin description	45
4.1	UFQFPN32 pinout description	45
4.2	UFQFPN48 pinout description	46
4.3	LQFP48 pinout description	46
4.4	WLCSP64 ballout description	47
4.5	LQFP64 pinout description	47
4.6	UFBGA64 ballout description	48
4.7	LQFP80 pinout description	49
4.8	LQFP100 pinout description	50
4.9	Pin definition	51
4.10	Alternate functions	63
5	Electrical characteristics	69
5.1	Parameter conditions	69
5.1.1	Minimum and maximum values	69
5.1.2	Typical values	69
5.1.3	Typical curves	69
5.1.4	Loading capacitor	69
5.1.5	Pin input voltage	69
5.1.6	Power supply scheme	70
5.1.7	Current consumption measurement	71
5.2	Absolute maximum ratings	71
5.3	Operating conditions	73
5.3.1	General operating conditions	73
5.3.2	Operating conditions at power-up / power-down	74
5.3.3	Embedded reset and power control block characteristics	74
5.3.4	Embedded voltage reference	76
5.3.5	Supply current characteristics	77
5.3.6	Wakeup time from low-power modes and voltage scaling transition times	99
5.3.7	External clock source characteristics	100
5.3.8	Internal clock source characteristics	105
5.3.9	PLL characteristics	108
5.3.10	Flash memory characteristics	109
5.3.11	EMC characteristics	110
5.3.12	Electrical sensitivity characteristics	111

5.3.13	I/O current injection characteristics	112
5.3.14	I/O port characteristics	113
5.3.15	NRST pin characteristics	118
5.3.16	Extended interrupt and event controller input (EXTI) characteristics	119
5.3.17	Analog switches booster	119
5.3.18	Analog-to-digital converter characteristics	120
5.3.19	Digital-to-Analog converter characteristics	135
5.3.20	Voltage reference buffer characteristics	142
5.3.21	Comparator characteristics	145
5.3.22	Operational amplifiers characteristics	146
5.3.23	Temperature sensor characteristics	150
5.3.24	V _{BAT} monitoring characteristics	150
5.3.25	Timer characteristics	151
5.3.26	Communication interfaces characteristics	152
5.3.27	QUADSPI characteristics	162
5.3.28	UCPD characteristics	164
6	Package information	165
6.1	Device marking	165
6.2	UFQFPN32 package information (A09E)	166
6.3	UFQFPN48 package information (A0B9)	169
6.4	LQFP48 package information (5B)	171
6.5	WLCSP64 package information (B0D3)	174
6.6	LQFP64 package information (5W)	177
6.7	LQFP80 package information (9X)	180
6.8	LQFP80 package information (1S)	183
6.9	LQFP100 package information (1L)	186
6.10	Thermal characteristics	189
6.10.1	Reference document	190
6.10.2	Selecting the product temperature range	191
7	Ordering information	193
8	Important security notice	194
9	Revision history	195

List of tables

Table 1.	Device summary	2
Table 2.	STM32G491xC/xE features and peripheral counts	14
Table 3.	STM32G491xC/xE peripherals interconnect matrix	25
Table 4.	DMA implementation	27
Table 5.	Temperature sensor calibration values	30
Table 6.	Internal voltage reference calibration values	30
Table 7.	Timer feature comparison	32
Table 8.	I2C implementation	38
Table 9.	USART/UART/LPUART features	39
Table 10.	SAI features implementation	41
Table 11.	Legend/abbreviations used in the pinout table	51
Table 12.	STM32G491xC/xE pin definition	52
Table 13.	Alternate function	63
Table 14.	Voltage characteristics	71
Table 15.	Current characteristics	72
Table 16.	Thermal characteristics	72
Table 17.	General operating conditions	73
Table 18.	Operating conditions at power-up / power-down	74
Table 19.	Embedded reset and power control block characteristics	74
Table 20.	Embedded internal voltage reference	76
Table 21.	Current consumption in Run and Low-power run modes, code with data processing running from Flash in single Bank, ART enable (Cache ON Prefetch OFF) . .	78
Table 22.	Current consumption in Run and Low-power run modes, code with data processing running from SRAM1	80
Table 23.	Typical current consumption in Run and Low-power run modes, with different codes running from flash memory, ART enable (Cache ON Prefetch OFF)	82
Table 24.	Typical current consumption in Run and Low-power run modes, with different codes running from SRAM1	83
Table 25.	Typical current consumption in Run and Low-power run modes, with different codes running from SRAM2	84
Table 26.	Typical current consumption in Run and Low-power run modes, with different codes running from CCM	85
Table 27.	Current consumption in Sleep and Low-power sleep mode Flash ON	86
Table 28.	Current consumption in low-power sleep modes, Flash in power-down	87
Table 29.	Current consumption in Stop 1 mode	88
Table 30.	Current consumption in Stop 0 mode	89
Table 31.	Current consumption in Standby mode	89
Table 32.	Current consumption in Shutdown mode	91
Table 33.	Current consumption in VBAT mode	93
Table 34.	Peripheral current consumption	95
Table 35.	Low-power mode wakeup timings	99
Table 36.	Regulator modes transition times	100
Table 37.	Wakeup time using USART/LPUART	100
Table 38.	High-speed external user clock characteristics	100
Table 39.	Low-speed external user clock characteristics	101
Table 40.	HSE oscillator characteristics	102
Table 41.	LSE oscillator characteristics ($f_{LSE} = 32.768 \text{ kHz}$)	104
Table 42.	HSI16 oscillator characteristics	105

Table 43.	HSI48 oscillator characteristics	106
Table 44.	LSI oscillator characteristics	107
Table 45.	PLL characteristics	108
Table 46.	Flash memory characteristics	109
Table 47.	Flash memory endurance and data retention	109
Table 48.	EMS characteristics	110
Table 49.	EMI characteristics	111
Table 50.	ESD absolute maximum ratings	111
Table 51.	Electrical sensitivities	112
Table 52.	I/O current injection susceptibility	112
Table 53.	I/O static characteristics	113
Table 54.	Output voltage characteristics	115
Table 55.	I/O (except FT_c) AC characteristics	116
Table 56.	I/O FT_c AC characteristics	117
Table 57.	NRST pin characteristics	118
Table 58.	EXTI input characteristics	119
Table 59.	Analog switches booster characteristics	119
Table 60.	ADC characteristics	120
Table 61.	Maximum ADC RAIN	123
Table 62.	ADC accuracy - limited test conditions 1	125
Table 63.	ADC accuracy - limited test conditions 2	127
Table 64.	ADC accuracy - limited test conditions 3	129
Table 65.	ADC accuracy (Multiple ADCs operation) - limited test conditions 1	131
Table 66.	ADC accuracy (Multiple ADCs operation) - limited test conditions 2	132
Table 67.	ADC accuracy (Multiple ADCs operation) - limited test conditions 3	133
Table 68.	DAC 1MSPS characteristics	135
Table 69.	DAC 1MSPS accuracy	138
Table 70.	DAC 15MSPS characteristics	139
Table 71.	DAC 15MSPS accuracy	141
Table 72.	VREFBUF characteristics	142
Table 73.	COMP characteristics	145
Table 74.	OPAMP characteristics	146
Table 75.	TS characteristics	150
Table 76.	V _{BAT} monitoring characteristics	150
Table 77.	V _{BAT} charging characteristics	150
Table 78.	TIMx characteristics	151
Table 79.	IWDG min/max timeout period at 32 kHz (LSI).	152
Table 80.	WWDG min/max timeout value at 170 MHz (PCLK).	152
Table 81.	Minimum I2CCLK frequency in all I2C modes	153
Table 82.	I2C analog filter characteristics	153
Table 83.	SPI characteristics	154
Table 84.	I2S characteristics	157
Table 85.	SAI characteristics	159
Table 86.	USB electrical characteristics	161
Table 87.	USART electrical characteristics	161
Table 88.	Quad SPI characteristics in SDR mode	162
Table 89.	QUADSPI characteristics in DDR mode	163
Table 90.	UCPD characteristics	164
Table 91.	UFQFPN32 - Mechanical data	167
Table 92.	UFQFPN48 - Mechanical data	170
Table 93.	LQFP48 - Mechanical data	172
Table 94.	WLCSP64 - Mechanical data	175

Table 95.	WLCSP64 - Example of PCB design rules	176
Table 96.	LQFP64 - Mechanical data	178
Table 97.	LQFP80 - Mechanical data	181
Table 98.	LQFP80 - Mechanical data	184
Table 99.	LQFP100 - Mechanical data	187
Table 100.	Package thermal characteristics	189
Table 101.	Ordering information scheme	193
Table 102.	Document revision history	195

List of figures

Figure 1.	STM32G491xC/xE block diagram	16
Figure 2.	Multi-AHB bus matrix	19
Figure 3.	Power-up/down sequence	22
Figure 4.	Voltage reference buffer	31
Figure 5.	Infrared transmitter	37
Figure 6.	STM32G491xC/xE UFQFPN32 pinout	45
Figure 7.	STM32G491xC/xE UFQFPN48 pinout	46
Figure 8.	STM32G491xC/xE LQFP48 pinout	46
Figure 9.	STM32G491xC/xE WLCSP64 ballout	47
Figure 10.	STM32G491xC/xE LQFP64 pinout	47
Figure 11.	STM32G491xC/xE UFBGA64 ballout	48
Figure 12.	STM32G491xC/xE LQFP80 pinout	49
Figure 13.	STM32G491xC/xE LQFP100 pinout	50
Figure 14.	Pin loading conditions	69
Figure 15.	Pin input voltage	69
Figure 16.	Power supply scheme	70
Figure 17.	Current consumption measurement	71
Figure 18.	VREFINT versus temperature	77
Figure 19.	High-speed external clock source AC timing diagram	101
Figure 20.	Low-speed external clock source AC timing diagram	101
Figure 21.	Typical application with an 8 MHz crystal	103
Figure 22.	Typical application with a 32.768 kHz crystal	104
Figure 23.	HSI16 frequency versus temperature	106
Figure 24.	HSI48 frequency versus temperature	107
Figure 25.	I/O input characteristics	114
Figure 26.	I/O AC characteristics definition ⁽¹⁾	118
Figure 27.	Recommended NRST pin protection	119
Figure 28.	ADC accuracy characteristics	134
Figure 29.	Typical connection diagram when using the ADC with FT/TT pins featuring analog switch function	134
Figure 30.	12-bit buffered / non-buffered DAC	137
Figure 31.	VREFOUT_TEMP in case VRS = 00	143
Figure 32.	VREFOUT_TEMP in case VRS = 01	144
Figure 33.	VREFOUT_TEMP in case VRS = 10	144
Figure 34.	OPAMP noise density @ 25°C	149
Figure 35.	SPI timing diagram - slave mode and CPHA = 0	155
Figure 36.	SPI timing diagram - slave mode and CPHA = 1	156
Figure 37.	SPI timing diagram - master mode	156
Figure 38.	SAI master timing waveforms	160
Figure 39.	SAI slave timing waveforms	160
Figure 40.	Quad SPI timing diagram - SDR mode	164
Figure 41.	Quad SPI timing diagram - DDR mode	164
Figure 42.	UFQFPN32 - Outline	166
Figure 43.	UFQFPN32 - Footprint example	168
Figure 44.	UFQFPN48 - Outline	169
Figure 45.	UFQFPN48 - Footprint example	170
Figure 46.	LQFP48 - Outline ⁽¹⁵⁾	171
Figure 47.	LQFP48 - Footprint example	173

Figure 48.	WLCSP64 - Outline	174
Figure 49.	WLCSP64 - Footprint example	175
Figure 50.	WLCSP64 top view example	176
Figure 51.	LQFP64 - Outline ⁽¹⁵⁾	177
Figure 52.	LQFP64 - Footprint example	179
Figure 53.	LQFP80 - Outline ⁽¹⁵⁾	180
Figure 54.	LQFP80 - Footprint example	182
Figure 55.	LQFP80 - Outline ⁽¹⁵⁾	183
Figure 56.	LQFP80 - Footprint example	185
Figure 57.	LQFP100 - Outline ⁽¹⁵⁾	186
Figure 58.	LQFP100 - Footprint example	188

1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32G491xC/xE microcontrollers.

This document should be read with the reference manual RM0440 “STM32G4 series advanced Arm® 32-bit MCUs”. The reference manual is available from the STMicroelectronics website www.st.com.

For information on the Arm®(a) Cortex®-M4 core, refer to the Cortex®-M4 technical reference manual, available from the www.arm.com website.

arm

a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

2 Description

The STM32G491xC/xE devices are based on the high-performance Arm® Cortex®-M4 32-bit RISC core. They operate at a frequency of up to 170 MHz.

The Cortex®-M4 core features a single-precision floating-point unit (FPU), which supports all the Arm single-precision data-processing instructions and all the data types. It also implements a full set of DSP (digital signal processing) instructions and a memory protection unit (MPU) which enhances the application's security.

These devices embed high-speed memories (up to 512 Kbytes of flash memory, and 112 Kbytes of SRAM), a Quad-SPI flash memory interface, an extensive range of enhanced I/Os and peripherals connected to two APB buses, two AHB buses and a 32-bit multi-AHB bus matrix.

The devices also embed several protection mechanisms for embedded flash memory and SRAM: readout protection, write protection, securable memory area and proprietary code readout protection.

The devices embed peripherals allowing mathematical/arithmetic function acceleration (CORDIC for trigonometric functions and FMAC unit for filter functions).

They offer three fast 12-bit ADCs (4 Msps), four comparators, four DAC channels (two external and two internal), an internal voltage reference buffer, a low-power RTC, one general-purpose 32-bit timer, three 16-bit PWM timers dedicated to motor control, seven general-purpose 16-bit timers, and one 16-bit low-power timer.

They also feature standard and advanced communication interfaces such as:

- Three I2Cs
- Three SPIs multiplexed with two half duplex I2Ss
- Three USARTs, two UARTs and one low-power UART.

Two FDCANs

- One SAI
- USB device
- UCPD

The devices operate in the -40 to +85 °C (+105 °C junction) and -40 to +125 °C (+130 °C junction) temperature ranges from a 1.71 to 3.6 V power supply. A comprehensive set of power-saving modes allows the design of low-power applications.

Some independent power supplies are supported including an analog independent supply input for ADC, DAC, OPAMPs, and comparators. A V_{BAT} input allows backup of the RTC and the registers.

The STM32G491xC/xE family offers 9 packages from 32-pin to 100-pin.

Table 2. STM32G491xC/xE features and peripheral counts


Peripheral		STM32G491Kx		STM32G491Cx		STM32G491Rx		STM32G491Mx		STM32G491Vx	
Flash memory		256 Kbytes	512 Kbytes	256 Kbytes	512 Kbytes	256 Kbytes	512 Kbytes	256 Kbytes	512 Kbytes	256 Kbytes	512 Kbytes
SRAM1		80 Kbytes									
SRAM2		16 Kbytes									
CCM SRAM		16 Kbytes									
QUADSPI		1									
Timers	Advanced motor control	3 (16-bit)									
	General purpose	5 (16-bit) 1 (32-bit)									
	Basic	2 (16-bit)									
	Low power	1 (16-bit)									
	SysTick timer	1									
	Watchdog timers (independent, window)	2									
	PWM channels (all)	23	32	38	38	44					
	PWM channels (except complementary)	23	26	28	28	29					
Comm. interfaces	SPI(I2S) ⁽¹⁾	3 (2)									
	I ² C	3									
	USART	2	3								
	UART	0	0 in LQFP48 1 in UFQFPN48	2							
	LPUART	1									
	FDCANs	2									
	USB device	Yes									
	UCPD	Yes									
	SAI	Yes									
RTC		Yes									
Tamper pins		1	2				2		3		
Random number generator		Yes									
AES		No									
CORDIC		Yes									

Table 2. STM32G491xC/xE features and peripheral counts (continued)

Peripheral	STM32G491Kx	STM32G491Cx	STM32G491Rx	STM32G491Mx	STM32G491Vx
FMAC	Yes				
GPIOs	26	38 in LQFP48 42 in UFQFPN48	52	66	86
Wakeup pins	2	3	4	4	5
12-bit ADCs	3				
Number of channels	11	18 in LQFP48 19 in UFQFPN48	24	32	36
12-bit DAC	2				
Number of channels	4 (2 external + 2 internal)				
Internal voltage reference buffer	Yes				
Analog comparator	4				
Operational amplifiers	4				
Max. CPU frequency	170 MHz				
Operating voltage	1.71 V to 3.6 V				
Operating temperature	Ambient operating temperature: -40 to 85 °C / -40 to 125 °C				
Packages	UFQFPN32	LQFP48/ UFQFPN48	LQFP64/ UFBGA4 WLCSP64	LQFP80	LQFP100

1. The SPI2/3 interfaces can work in an exclusive way in either the SPI mode or the I2S audio mode.

Figure 1. STM32G491xC/xE block diagram



1. AF: alternate function on I/O pins.

3 Functional overview

3.1 Arm® Cortex®-M4 core with FPU

The Arm® Cortex®-M4 with FPU processor is the latest generation of Arm® processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of the MCU implementation, with a reduced pin count and with low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts.

The Arm® Cortex®-M4 with FPU 32-bit RISC processor features an exceptional code-efficiency, delivering the expected high-performance from an Arm core in a memory size usually associated with 8-bit and 16-bit devices.

The processor supports a set of DSP instructions, which allows an efficient signal processing and a complex algorithm execution. Its single-precision FPU speeds up the software development by using metalanguage development tools to avoid saturation.

With its embedded Arm core, the STM32G491xC/xE family is compatible with all Arm tools and software.

Figure 1 shows the general block diagram of the STM32G491xC/xE devices.

3.2 Adaptive real-time memory accelerator (ART Accelerator)

The ART Accelerator is a memory accelerator that is optimized for the STM32 industry-standard Arm® Cortex®-M4 processors. It balances the inherent performance advantage of the Arm® Cortex®-M4 over flash memory technologies, which normally requires the processor to wait for the flash memory at higher frequencies.

3.3 Memory protection unit

The memory protection unit (MPU) is used to manage the CPU accesses to the memory and to prevent one task to accidentally corrupt the memory or the resources used by any other active task. This memory area is organized into up to eight protected areas, which can be divided in up into eight subareas each. The protection area sizes range between 32 bytes and the whole 4 gigabytes of addressable memory.

The MPU is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.

3.4 Embedded flash memory

The STM32G491xC/xE devices feature up to 512 Kbytes of embedded flash memory, which is available for storing programs and data.

Flexible protections can be configured thanks to the option bytes:

- Readout protection (RDP) to protect the whole memory. Three levels of protection are available:
 - Level 0: no readout protection
 - Level 1: memory readout protection; the flash memory cannot be read from or written to if either the debug features are connected or the boot in RAM or bootloader are selected
 - Level 2: chip readout protection; the debug features (Cortex[®]-M4 JTAG and serial wire), the boot in RAM and the bootloader selection are disabled (JTAG fuse). This selection is irreversible.
- Write protection (WRP): the protected area is protected against erasing and programming.
- Proprietary code readout protection (PCROP): a part of the flash memory can be protected against read and write from third parties. The protected area is execute-only and it can only be reached by the STM32 CPU as an instruction code, while all other accesses (DMA, debug and CPU data read, write and erase) are strictly prohibited. An additional option bit (PCROP_RDP) allows to select if the PCROP area is erased or not when the RDP protection is changed from Level 1 to Level 0.
- Securable memory area: a part of flash memory can be configured by option bytes to be securable. After reset this securable memory area is not secured and it behaves like the remainder of main flash memory (execute, read, write access). When secured, any access to this securable memory area generates corresponding read/write error. The purpose of the securable memory area is to protect sensitive code and data (secure keys storage) which can be executed only once at boot, and never again unless a new reset occurs.

The flash memory embeds the error correction code (ECC) feature supporting:

- Single error detection and correction
- Double error detection
- The address of the ECC fail can be read in the ECC register
- 1 Kbyte (128 double word) OTP (one-time programmable) for user data. The OTP area is available in Bank 1 only. The OTP data cannot be erased and can be written only once.

3.5 Embedded SRAM

STM32G491xC/xE devices feature 112 Kbytes of embedded SRAM. This SRAM is split into three blocks:

- 80 Kbytes mapped at address 0x2000 0000 (SRAM1). The CM4 can access the SRAM1 through the System Bus (or through the I-Code/D-Code buses when boot from


SRAM1 is selected or when physical remap is selected by SYSCFG_MEMRMP register). The first 32 Kbytes of SRAM1 support hardware parity check.

- 16 Kbytes mapped at address 0x20001 4000 (SRAM2). The CM4 can access the SRAM2 through the System bus. SRAM2 can be kept in stop and retained in standby modes.
- 16 Kbytes mapped at address 0x1000 0000 (CCM SRAM). It is accessed by the CPU through I-Code/D-Code bus for maximum performance. It is also aliased at 0x2001 8000 address to be accessed by all masters (CPU, DMA1, DMA2) through SBUS contiguously to SRAM1 and SRAM2. The CCM SRAM supports hardware parity check and can be write-protected with 1-Kbyte granularity.
- The memory can be accessed in read/write at max CPU clock speed with 0 wait states.

3.6 Multi-AHB bus matrix

The 32-bit multi-AHB bus matrix interconnects all the masters (CPU, DMAs) and the slaves (flash memory, RAM, AHB, and APB peripherals). It also ensures a seamless and efficient operation even when several high-speed peripherals work simultaneously.

Figure 2. Multi-AHB bus matrix



3.7 Boot modes

At startup, a BOOT0 pin (or nBOOT0 option bit) and an nBOOT1 option bit are used to select one of three boot options:

- Boot from user flash memory
- Boot from system memory
- Boot from embedded SRAM

The BOOT0 value may come from the PB8-BOOT0 pin or from an nBOOT0 option bit depending on the value of a user nBOOT_SEL option bit to free the GPIO pad if needed.

The bootloader is located in the system memory. It is used to reprogram the flash memory by using USART, I2C, SPI, and USB through the DFU (device firmware upgrade).

3.8 CORDIC

The CORDIC provides hardware acceleration of certain mathematical functions, notably trigonometric, commonly used in motor control, metering, signal processing and many other applications.

It speeds up the calculation of these functions compared to a software implementation, allowing a lower operating frequency, or freeing up processor cycles to perform other tasks.

Cordic features

- 24-bit CORDIC rotation engine
- Circular and Hyperbolic modes
- Rotation and vectoring modes
- Functions: sine, cosine, sinh, cosh, atan, atan2, atanh, modulus, square root, natural logarithm
- Programmable precision up to 20-bit
- Fast convergence: 4 bits per clock cycle
- Supports 16-bit and 32-bit fixed point input and output formats
- Low latency AHB slave interface
- Results can be read as soon as ready without polling or interrupt
- DMA read and write channels

3.9 Filter mathematical accelerator (FMAC)

The filter mathematical accelerator unit performs arithmetic operations on vectors. It comprises a multiplier/accumulator (MAC) unit, together with address generation logic, which allows it to index vector elements held in local memory.

The unit includes support for circular buffers on input and output, which allows digital filters to be implemented. Both finite and infinite impulse response filters can be realized.

The unit allows frequent or lengthy filtering operations to be offloaded from the CPU, freeing up the processor for other tasks. In many cases it can accelerate such calculations compared to a software implementation, resulting in a speed-up of time critical tasks.

FMAC features

- 16 x 16-bit multiplier
- 24+2-bit accumulator with addition and subtraction
- 16-bit input and output data
- 256 x 16-bit local memory
- Up to three areas can be defined in memory for data buffers (two input, one output), defined by programmable base address pointers and associated size registers
- Input and output sample buffers can be circular
- Buffer “watermark” feature reduces overhead in interrupt mode
- Filter functions: FIR, IIR (direct form 1)
- AHB slave interface
- DMA read and write data channels

3.10 Cyclic redundancy check calculation unit (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator with polynomial value and size.

Among other applications, the CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a mean to verify the flash memory integrity.

The CRC calculation unit helps to compute a signature of the software during runtime, which can be further compared with a reference signature generated at link-time and which can be stored at a given memory location.

3.11 Power supply management**3.11.1 Power supply schemes**

The STM32G491xC/xE devices require a 1.71 V to 3.6 V V_{DD} operating voltage supply. Several independent supplies can be provided for specific peripherals:

- $V_{DD} = 1.71 \text{ V to } 3.6 \text{ V}$
 V_{DD} is the external power supply for the I/Os, the internal regulator, and the system analog such as reset, power management and internal clocks. It is provided externally through the VDD pins.
- $V_{DDA} = 1.62 \text{ V to } 3.6 \text{ V}$ (see [Section 5: Electrical characteristics](#) for the minimum V_{DDA} voltage required for ADC, DAC, COMP, OPAMP, VREFBUF operation).
 V_{DDA} is the external analog power supply for A/D converters, D/A converters, voltage reference buffer, operational amplifiers and comparators. The V_{DDA} voltage level is independent from the V_{DD} voltage and should preferably be connected to V_{DD} when these peripherals are not used.
- $V_{BAT} = 1.55 \text{ V to } 3.6 \text{ V}$
 V_{BAT} is the power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V_{DD} is not present.

- V_{REF-} , V_{REF+}

V_{REF+} is the input reference voltage for ADCs and DACs. It is also the output of the internal voltage reference buffer when enabled.

When $V_{DDA} < 2\text{ V}$, V_{REF+} must be equal to V_{DDA} .

When $V_{DDA} \geq 2\text{ V}$, V_{REF+} must be between 2 V and V_{DDA} .

The internal voltage reference buffer supports three output voltages, which are configured with VRS bits in the VREFBUF_CSR register:

- $V_{REF+} = 2.048\text{ V}$
- $V_{REF+} = 2.5\text{ V}$
- $V_{REF+} = 2.9\text{ V}$


V_{REF-} is double bonded with V_{SSA} .

During power up and power down, the following power sequence is required:

- When V_{DD} is below 1 V , then V_{DDA} supply must remain below $V_{DD} + 300\text{ mV}$
- When V_{DD} is above 1 V , all power supplies became independent.

During the power down phase, V_{DD} can temporarily become lower than other supplies only if the energy provided to the MCU remains below 1 mJ . This allows external decoupling capacitors to be discharged with different time constants during the power down transient phase.

Figure 3. Power-up/down sequence



3.11.2 Power supply supervisor

The device has an integrated ultra-low-power brown-out reset (BOR) active in all modes (except for Shutdown mode). The BOR ensures proper operation of the device after power-on and during power down. The device remains in reset mode when the monitored supply voltage V_{DD} is below a specified threshold, without the need for an external reset circuit.

The lowest BOR level is 1.71 V at power on, and other higher thresholds can be selected through option bytes. The device features an embedded programmable voltage detector (PVD) that monitors the V_{DD} power supply and compares it to the VPVD threshold. An interrupt can be generated when V_{DD} drops below the VPVD threshold and/or when V_{DD} is higher than the VPVD threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

In addition, the device embeds a peripheral voltage monitor, which compares the independent supply voltages V_{DDA} , with a fixed threshold in order to ensure that the peripheral is in its functional supply range.

3.11.3 Voltage regulator

Two embedded linear voltage regulators, main regulator (MR) and low-power regulator (LPR), supply most of the digital circuitry in the device. The MR is used in Run and Sleep modes. The LPR is used in Low-power run, Low-power sleep and Stop modes. In Standby and Shutdown modes, both regulators are powered down and their outputs set in high-impedance state, such as to bring their current consumption close to zero.

The device supports dynamic voltage scaling to optimize its power consumption in Run mode. The voltage from the main regulator that supplies the logic (VCORE) can be adjusted according to the system's maximum operating frequency.

The main regulator (MR) operates in the following ranges:

- Range 1 boost mode with the CPU running at up to 170 MHz.
- Range 1 normal mode with CPU running at up to 150 MHz.
- Range 2 with a maximum CPU frequency of 26 MHz.

3.11.4 Low-power modes

By default, the microcontroller is in Run mode after system or power Reset. It is up to the user to select one of the low-power modes described below:

- **Sleep mode:** in Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.
- **Low-power run mode:** this mode is achieved with VCore supplied by the low-power regulator to minimize the regulator's operating current. The code can be executed from SRAM or from flash, and the CPU frequency is limited to 2 MHz. The peripherals with the independent clock can be clocked by HSI16.
- **Low-power sleep mode:** this mode is entered from the low-power run mode. Only the CPU clock is stopped. When wakeup is triggered by an event or an interrupt, the system reverts to the Low power run mode.
- **Stop mode:** in Stop mode, the device achieves the lowest power consumption while retaining the SRAM and register contents. All clocks in the VCore domain are stopped. The PLL, as well as the HSI16 RC oscillator and the HSE crystal oscillator are disabled. The LSE or LSI keeps running. The RTC can remain active (Stop mode with

RTC, Stop mode without RTC). Some peripherals with wakeup capability can enable the HSI16 RC during Stop mode, so as to get clock for processing the wakeup event.

- **Standby mode:** the Standby mode is used to achieve the lowest power consumption with brown-out reset, BOR. The internal regulator is switched off to power down the V_{CORE} domain. The PLL, as well as the HSI16 RC oscillator and the HSE crystal oscillator are also powered down. The RTC can remain active (Standby mode with RTC, Standby mode without RTC). The BOR always remains active in Standby mode. For each I/O, the software can determine whether a pull-up, a pull-down, or no resistor shall be applied to that I/O during Standby mode. Upon entering Standby mode, SRAM and register contents are lost except for registers in the RTC domain and standby circuitry. The device exits Standby mode upon external reset event (NRST pin), IWDG reset event, wakeup event (WKUP pin, configurable rising or falling edge) or RTC event (alarm, periodic wakeup, timestamp, tamper), or when a failure is detected on LSE (CSS on LSE).
- **Shutdown mode:** the Shutdown mode allows to achieve the lowest power consumption. The internal regulator is switched off to power down the V_{CORE} domain. The PLL, as well as the HSI16 and LSI RC-oscillators and HSE crystal oscillator are also powered down. The RTC can remain active (Shutdown mode with RTC, Shutdown mode without RTC). The BOR is not available in Shutdown mode. No power voltage monitoring is possible in this mode. Therefore, switching to the RTC domain is not supported. SRAM and register contents are lost except for registers in the RTC domain. The device exits Shutdown mode upon external reset event (NRST pin), IWDG reset event, wakeup event (WKUP pin, configurable rising or falling edge) or RTC event (alarm, periodic wakeup, timestamp, tamper).

3.11.5 Reset mode

In order to improve the consumption under reset, the I/Os state under and after reset is “analog state” (the I/O schmitt trigger is disabled). In addition, the internal reset pull-up is deactivated when the reset source is internal.

3.11.6 V_{BAT} operation

The V_{BAT} pin allows to power the device V_{BAT} domain from an external battery, an external supercapacitor, or from V_{DD} when there is no external battery and when an external supercapacitor is present. The V_{BAT} pin supplies the RTC with LSE and the backup registers. Three anti-tamper detection pins are available in V_{BAT} mode.

The V_{BAT} operation is automatically activated when V_{DD} is not present. An internal V_{BAT} battery charging circuit is embedded and can be activated when V_{DD} is present.

Note: When the microcontroller is supplied from V_{BAT}, neither external interrupts nor RTC alarm/events exit the microcontroller from the V_{BAT} operation.

3.12 Interconnect matrix

Several peripherals have direct connections between them. This allows autonomous communication between peripherals, saving CPU resources and therefore power supply consumption. In addition, these hardware connections allow fast and predictable latency.

Depending on peripherals, these interconnections can operate in Run, Sleep, and Stop modes.

Table 3. STM32G491xC/xE peripherals interconnect matrix

Interconnect source	Interconnect destination	Interconnect action	Run	Sleep	Low-power run	Stop
TIMx	TIMx	Timers synchronization or chaining	Y	Y	Y	-
	ADCx DACx	Conversion triggers	Y	Y	Y	-
	DMA	Memory to memory transfer trigger	Y	Y	Y	-
	COMPx	Comparator output blanking	Y	Y	Y	-
TIM16/TIM17	IRTIM	Infrared interface output generation	Y	Y	Y	-
COMPx	TIM1, 8, 20 TIM2, 3, 4	Timer input channel, trigger, break from analog signals comparison	Y	Y	Y	-
	LPTIMER1	Low-power timer triggered by analog signals comparison	Y	Y	Y	Y
ADCx	TIM1, 8, 20	Timer triggered by analog watchdog	Y	Y	Y	-
RTC	TIM16	Timer input channel from RTC events	Y	Y	Y	-
	LPTIMER1	Low-power timer triggered by RTC alarms or tampers	Y	Y	Y	Y
All clocks sources (internal and external)	TIM15, 16, 17	Clock source used as input channel for RC measurement and trimming	Y	Y	Y	-
USB	TIM2	Timer triggered by USB SOF	Y	Y	-	-
CSS CPU (hard fault) RAM (parity error) Flash memory (ECC error) COMPx PVD	TIM1, 8, 20 TIM15, 16, 17	Timer break	Y	Y	Y	-
GPIO	TIMx	External trigger	Y	Y	Y	-
	LPTIMER1	External trigger	Y	Y	Y	-
	ADCx DACx	Conversion external trigger	Y	Y	Y	-

3.13 Clocks and startup

The clock controller distributes the clocks coming from different oscillators to the core and the peripherals. It also manages clock gating for low-power modes and ensures clock robustness. It features:

- **Clock prescaler:** to get the best trade-off between speed and current consumption, the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler
- **Safe clock switching:** clock sources can be changed safely on the fly in run mode through a configuration register.
- **Clock management:** to reduce power consumption, the clock controller can stop the clock to the core, individual peripherals, or memory.
- **System clock source:** three different sources can deliver SYSCCLK system clock:
 - 4 - 48 MHz high-speed oscillator with external crystal or ceramic resonator (HSE). It can supply clock to the PLL system. The HSE can also be configured in bypass mode for an external clock.
 - 16 MHz high-speed internal RC oscillator (HSI16), trimmable by software. It can supply clock to the PLL system.
 - System PLL with maximum output frequency of 170 MHz. It can be fed with HSE or HSI16 clocks.
- **RC48 with clock recovery system (HSI48):** internal HSIRC48 MHz clock source can be used to drive the USB or the RNG peripherals.
- **Auxiliary clock source:** two ultra-low-power clock sources for the real-time clock (RTC):
 - 32.768 kHz low-speed oscillator with external crystal (LSE), supporting four drive capability modes. The LSE can also be configured in bypass mode for using an external clock.
 - 32 kHz low-speed internal RC oscillator (LSI) with $\pm 5\%$ accuracy, also used to clock an independent watchdog.
- **Peripheral clock sources:** several peripherals (I2S, USART, I2C, LPTimer, ADC, SAI, RNG) have their own clock independent of the system clock.
- **Clock security system (CSS):** in the event of HSE clock failure, the system clock is automatically switched to HSI16 and, if enabled, a software interrupt is generated. LSE clock failure can also be detected and generate an interrupt.
- Clock-out capability:
 - **MCO:** microcontroller clock output: it outputs one of the internal clocks for external use by the application
 - **LSCO:** low speed clock output: it outputs LSI or LSE in all low-power modes.

Several prescalers allow to configure the AHB frequency, the high-speed APB (APB2) and the low-speed APB (APB1) domains. The maximum frequency of the AHB and the APB domains is 170 MHz.

3.14 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. Fast I/O toggling can be achieved thanks to their mapping on the AHB2 bus.

The I/Os alternate function configuration can be locked if needed following a specific sequence to avoid spurious writing to the I/Os registers.

3.15 Direct memory access controller (DMA)

The device embeds two DMAs. Refer to [Table 4: DMA implementation](#) for the features implementation.

Direct memory access (DMA) is used to provide a high-speed data transfer between peripherals and memory as well as from memory to memory. Data can be quickly moved by DMA without any CPU actions. This keeps the CPU resources free for other operations.

The two DMA controllers have 16 channels in total, each one dedicated to manage memory access requests from one or more peripherals. Each controller has an arbiter for handling the priority between DMA requests.

The DMA supports:

- 16 independently configurable channels (requests)
 - Each channel is connected to a dedicated hardware DMA request. A software trigger is also supported on each channel. This configuration is done by software.
- Priorities between requests from channels of one DMA are both software programmable (four levels: very high, high, medium, low) or hardware programmable in case of equality (request 1 has priority over request 2, etc.)
- Independent source and destination transfer size (byte, half word, word), emulating packing, and unpacking. Source/destination addresses must be aligned on the data size.
- Support for circular buffer management
- 3 event flags (DMA half transfer, DMA transfer complete and DMA transfer error) logically ORed together in a single interrupt request for each channel
- Memory-to-memory transfer
- Peripheral-to-memory, memory-to-peripheral, and peripheral-to-peripheral transfers
- Access to flash memory, SRAM, APB, and AHB peripherals as source and destination
- Programmable number of data to be transferred: up to 65536.

Table 4. DMA implementation

DMA features	DMA1	DMA2
Number of regular channels	8	8

3.16 DMA request router (DMAMUX)

When a peripheral indicates a request for DMA transfer by setting its DMA request line, the DMA request is pending until it is served and the corresponding DMA request line is reset. The DMA request router allows to route the DMA control lines between the peripherals and the DMA controllers of the product.

An embedded multichannel DMA request generator can be considered as one of such peripherals. The routing function is ensured by a multichannel DMA request line multiplexer. Each channel selects a unique set of DMA control lines, unconditionally or synchronously with events on synchronization inputs.

For simplicity, the functional description is limited to DMA request lines. The other DMA control lines are not shown in the figures or described in the text. The DMA request generator produces DMA requests following events on DMA request trigger inputs.

3.17 Interrupts and events

3.17.1 Nested vectored interrupt controller (NVIC)

The STM32G491xC/xE devices embed a nested vectored interrupt controller, which is able to manage 16 priority levels, and to handle up to 71 maskable interrupt channels plus the 16 interrupt lines of the Cortex[®]-M4.

The NVIC benefits are the following:

- Closely coupled NVIC gives low latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

The NVIC hardware block provides flexible interrupt management features with minimal interrupt latency.

3.17.2 Extended interrupt/event controller (EXTI)

The extended interrupt/event controller consists of 40 edge detector lines used to generate interrupt/event requests and to wake-up the system from the Stop mode. Each external line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently.

A pending register maintains the status of the interrupt requests. The internal lines are connected to peripherals with wakeup from Stop mode capability. The EXTI can detect an external line with a pulse width shorter than the internal clock period. Up to 86 GPIOs can be connected to the 16 external interrupt lines.

3.18 Analog-to-digital converter (ADC)

The device embeds three successive approximation analog-to-digital converters with the following features:

- 12-bit native resolution, with built-in calibration
- 4 Msps maximum conversion rate with full resolution
 - Down to 41.67 ns sampling time
 - Increased conversion rate for lower resolution (up to 6.66 Msps for 6-bit resolution)
- One external reference pin is available on all packages, allowing the input voltage range to be independent from the power supply
- Single-ended and differential mode inputs
- Low-power design
 - Capable of low-current operation at low conversion rate (consumption decreases linearly with speed)
 - Dual clock domain architecture: ADC speed independent from CPU frequency
- Highly versatile digital interface
 - Single-shot or continuous/discontinuous sequencer-based scan mode: 2 groups of analog signals conversions can be programmed to differentiate background and high-priority real-time conversions
 - Each ADC support multiple trigger inputs for synchronization with on-chip timers and external signals
 - Results stored into a data register or in RAM with DMA controller support
 - Data pre-processing: left/right alignment and per channel offset compensation
 - Built-in oversampling unit for enhanced SNR
 - Channel-wise programmable sampling time
 - Analog watchdog for automatic voltage monitoring, generating interrupts and trigger for selected timers
 - Hardware assistant to prepare the context of the injected channels to allow fast context switching
 - Flexible sample time control
 - Hardware gain and offset compensation

3.18.1 Temperature sensor

The temperature sensor (TS) generates a voltage V_{TS} that varies linearly with temperature. The temperature sensor is internally connected to the ADC1_IN16 input channel, which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.

Table 5. Temperature sensor calibration values

Calibration value name	Description	Memory address
TS_CAL1	TS ADC raw data acquired at a temperature of 30 °C (± 5 °C), $V_{DDA} = V_{REF+} = 3.0$ V (± 10 mV)	0x1FFF 75A8 - 0x1FFF 75A9
TS_CAL2	TS ADC raw data acquired at a temperature of 130 °C (± 5 °C), $V_{DDA} = V_{REF+} = 3.0$ V (± 10 mV)	0x1FFF 75CA - 0x1FFF 75CB

3.18.2 Internal voltage reference (V_{REFINT})

The internal voltage reference (V_{REFINT}) provides a stable (bandgap) voltage output for the ADC and the comparators. The V_{REFINT} is internally connected to the ADC1_IN18 and ADC3_IN18 input channel. The precise voltage of V_{REFINT} is individually measured for each part by ST during the production test and stored in the system memory area. It is accessible in read-only mode.

Table 6. Internal voltage reference calibration values

Calibration value name	Description	Memory address
V_{REFINT}	Raw data acquired at a temperature of 30 °C (± 5 °C), $V_{DDA} = V_{REF+} = 3.0$ V (± 10 mV)	0x1FFF 75AA - 0x1FFF 75AB

3.18.3 V_{BAT} battery voltage monitoring

This embedded hardware enables the application to measure the V_{BAT} battery voltage using the internal ADC1_IN17 channel. As the V_{BAT} voltage may be higher than the V_{DDA} , and thus outside the ADC input range, the V_{BAT} pin is internally connected to a bridge divider by 3. As a consequence, the converted digital value is one-third of the V_{BAT} voltage.

3.18.4 Operational amplifier internal output (OPAMPxINT):

The OPAMPx ($x = 1,2,3,6$) output OPAMPxINT can be sampled using an ADCx ($x = 1,2,3$) internal input channel. In this case, the I/O on which the OPAMPx output is mapped can be used as GPIO.

3.19 Digital to analog converter (DAC)

Four 12-bit DAC channels (two external buffered and two internal unbuffered) can be used to convert digital signals into analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in the inverting configuration.

This digital interface supports the following features:

- Up to two DAC output channels
- 8-bit or 12-bit output mode
- Buffer offset calibration (factory and user trimming)
- Left or right data alignment in 12-bit mode
- Synchronized update capability
- Noise-wave generation
- Triangular-wave generation
- Saw tooth wave generation
- Dual DAC channel independent or simultaneous conversions
- DMA capability for each channel
- External triggers for conversion
- Sample and hold low-power mode, with internal or external capacitor
- Up to 1 Msp for external output and 15 Msp for internal output

The DAC channels are triggered through the timer update outputs that are also connected to different DMA channels.

3.20 Voltage reference buffer (V_{REFBUF})

The STM32G491xC/xE devices embed a voltage reference buffer which can be used as voltage reference for ADC, DACs and also as voltage reference for external components through the VREF+ pin.


The internal voltage reference buffer supports three voltages:

- 2.048 V
- 2.5 V
- 2.9 V

An external voltage reference can be provided through the VREF+ pin when the internal voltage reference buffer is off.

The VREF+ pin is double-bonded with V_{DDA} on some packages. In these packages the internal voltage reference buffer is not available.

Figure 4. Voltage reference buffer



3.21 Comparators (COMP)

The STM32G491xC/xE devices embed four rail-to-rail comparators with programmable reference voltage (internal or external), hysteresis.

The reference voltage can be one of the following:

- External I/O
- DAC output channels
- Internal reference voltage or submultiple (1/4, 1/2, 3/4).

All comparators can wake up from Stop mode, generate interrupts and breaks for the timers.

3.22 Operational amplifier (OPAMP)

The STM32G491xC/xE devices embed four operational amplifiers (OPAMP1, OPAMP2, OPAMP3, OPAMP6) with external or internal follower routing and PGA capability.

The operational amplifier features:

- 13 MHz bandwidth
- Rail-to-rail input/output
- PGA with a non-inverting gain ranging of 2, 4, 8, 16, 32 or 64 or inverting gain ranging of -1, -3, -7, -15, -31 or -63

3.23 Random number generator (RNG)

All devices embed an RNG that delivers 32-bit random numbers generated by an integrated analog circuit.

3.24 Timers and watchdogs

The STM32G491xC/xE devices include three advanced motor control timers, up to six general-purpose timers, two basic timers, one low-power timer, two watchdog timers and a SysTick timer. The table below compares the features of the advanced motor control, general purpose and basic timers.

Table 7. Timer feature comparison

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/compare channels	Complementary outputs
Advanced motor control	TIM1, TIM8, TIM20	16-bit	Up, down, Up/down	Any integer between 1 and 65536	Yes	4	4

Table 7. Timer feature comparison (continued)

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/compare channels	Complementary outputs
General-purpose	TIM2	32-bit	Up, down, Up/down	Any integer between 1 and 65536	Yes	4	No
	TIM3, TIM4	16-bit	Up, down, Up/down	Any integer between 1 and 65536	Yes	4	No
	TIM15	16-bit	Up	Any integer between 1 and 65536	Yes	2	1
	TIM16, TIM17	16-bit	Up	Any integer between 1 and 65536	Yes	1	1
Basic	TIM6, TIM7	16-bit	Up	Any integer between 1 and 65536	Yes	0	No

3.24.1 Advanced motor control timer (TIM1, TIM8, TIM20)

The advanced motor control timers can each be seen as a four-phase PWM multiplexed on eight channels. They have complementary PWM outputs with programmable inserted dead-times. They can also be seen as complete general-purpose timers.

The four independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge or center-aligned modes) with full modulation capability (0-100%)
- One-pulse mode output

In debug mode, the advanced motor control timer counter can be frozen and the PWM outputs disabled to turn off any power switches driven by these outputs.

Many features are shared with the general-purpose TIMx timers (described in [Section 3.24.2](#)) using the same architecture, so the advanced motor control timers can work together with the TIMx timers via the Timer Link feature for synchronization or event chaining.

3.24.2 General-purpose timers (TIM2, TIM3, TIM4, TIM15, TIM16, TIM17)

There are up to six synchronizable general-purpose timers embedded in the STM32G491xC/xE devices (see [Table 7](#) for differences). Each general-purpose timer can be used to generate PWM outputs, or act as a simple time base.

- TIM2, TIM3, and TIM4

They are full-featured general-purpose timers:

- TIM2 has a 32-bit autoreload up/downcounter and 32-bit prescaler
- TIM3 and TIM4 have 16-bit autoreload up/downcounter and 16-bit prescaler.

These timers feature four independent channels for input capture/output compare, PWM, or one-pulse mode output. They can work together, or with the other general-purpose timers via the Timer Link feature for synchronization or event chaining.

The counters can be frozen in debug mode.

All have independent DMA request generation and support quadrature encoders.

- TIM15, 16 and 17

They are general-purpose timers with midrange features:

They have 16-bit autoreload upcounters and 16-bit prescalers.

- TIM15 has two channels and one complementary channel
- TIM16 and TIM17 have one channel and one complementary channel

All channels can be used for input capture/output compare, PWM, or one-pulse mode output.

The timers can work together via the Timer Link feature for synchronization or event chaining. The timers have independent DMA request generation.

The counters can be frozen in debug mode.

3.24.3 Basic timers (TIM6 and TIM7)

The basic timers are mainly used for DAC trigger generation. They can also be used as generic 16-bit timebases.

3.24.4 Low-power timer (LPTIM1)

The devices embed a low-power timer. This timer has an independent clock and is running in Stop mode if it is clocked by LSE, LSI, or an external clock. It is able to wakeup the system from Stop mode.

LPTIM1 is active in Stop mode.

This low-power timer supports the following features:

- 16-bit up counter with 16-bit autoreload register
- 16-bit compare register
- Configurable output: pulse, PWM
- Continuous/ one shot mode
- Selectable software/hardware input trigger
- Selectable clock source
 - Internal clock sources: LSE, LSI, HSI16, or APB clock
 - External clock source over LPTIM input (working even with no internal clock source running, used by pulse counter application).
- Programmable digital glitch filter
- Encoder mode

3.24.5 Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit downcounter and an 8-bit prescaler. It is clocked from an independent 32 kHz internal RC (LSI) and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.

3.24.6 System window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

3.24.7 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0.
- Programmable clock source

3.25 Real-time clock (RTC) and backup registers

The RTC supports the following features:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format.
- Automatic correction for 28, 29 (leap year), 30, and 31 days of the month.
- Two programmable alarms.
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock.
- Reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision.
- Digital calibration circuit with 0.95 ppm resolution, to compensate for quartz crystal inaccuracy.
- Timestamp feature that can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event, or by a switch to V_{BAT} mode.
- 17-bit autoreload wakeup timer (WUT) for periodic events with programmable resolution and period.

The RTC is supplied through a switch that takes power either from the V_{DD} supply when present or from the VBAT pin.

The RTC clock sources can be:

- A 32.768 kHz external crystal (LSE)
- An external resonator or oscillator (LSE)
- The internal low power RC oscillator (LSI, with typical frequency of 32 kHz)
- The high-speed external clock (HSE) divided by 32.

The RTC is functional in V_{BAT} mode and in all low-power modes when it is clocked by the LSE. When clocked by the LSI, the RTC is not functional in V_{BAT} mode, but is functional in all low-power modes except Shutdown mode.

All RTC events (Alarm, WakeUp Timer, Timestamp) can generate an interrupt and wakeup the device from the low-power modes.

3.26 Tamper and backup registers (TAMP)

- 32 32-bit backup registers, retained in all low-power modes and also in V_{BAT} mode. They can be used to store sensitive data as their content is protected by a tamper detection circuit. They are not reset by a system or power reset, or when the device wakes up from Standby or Shutdown mode.
- Up to three tamper pins for external tamper detection events. The external tamper pins can be configured for edge detection, edge, and level, level detection with filtering.
- Five internal tamper events.
- Any tamper detection can generate an RTC timestamp event.
- Any tamper detection erases the backup registers.
- Any tamper detection can generate an interrupt and wake-up the device from all low-power modes.


3.27 Infrared transmitter

The STM32G491xC/xE devices provide an infrared transmitter solution. The solution is based on internal connections between TIM16 and TIM17 as shown in the figure below.

TIM17 is used to provide the carrier frequency and TIM16 provides the main signal to be sent. The infrared output signal is available on PB9 or PA13.

To generate the infrared remote control signals, TIM16 channel 1 and TIM17 channel 1 must be properly configured to generate correct waveforms. All standard IR pulse modulation modes can be obtained by programming the two timers output compare channels.

Figure 5. Infrared transmitter



3.28 Inter-integrated circuit interface (I²C)

The device embeds three I2Cs. Refer to [Table 8: I2C implementation](#) for the features implementation.

The I²C bus interface handles communications between the microcontroller and the serial I²C bus. It controls all I²C bus-specific sequencing, protocol, arbitration, and timing.

The I2C peripheral supports:

- I²C-bus specification and user manual rev. 5 compatibility:
 - Slave and master modes, multimaster capability
 - Standard-mode (Sm), with a bitrate up to 100 kbit/s
 - Fast-mode (Fm), with a bitrate up to 400 kbit/s
 - Fast-mode Plus (Fm+), with a bitrate up to 1 Mbit/s and 20 mA output drive I/Os
 - 7-bit and 10-bit addressing mode, multiple 7-bit slave addresses
 - Programmable setup and hold times
 - Optional clock stretching
- System management bus (SMBus) specification rev 2.0 compatibility:
 - Hardware PEC (packet error checking) generation and verification with ACK control
 - Address resolution protocol (ARP) support
 - SMBus alert
- Power system management protocol (PMBusTM) specification rev 1.1 compatibility
- Independent clock: a choice of independent clock sources allowing the I2C communication speed to be independent from the PCLK reprogramming.
- Wakeup from Stop mode on address match
- Programmable analog and digital noise filters
- 1-byte buffer with DMA capability

Table 8. I2C implementation

I2C features ⁽¹⁾	I2C1	I2C2	I2C3
Standard-mode (up to 100 kbit/s)	X	X	X
Fast-mode (up to 400 kbit/s)	X	X	X
Fast-mode Plus with 20mA output drive I/Os (up to 1 Mbit/s)	X	X	X
Programmable analog and digital noise filters	X	X	X
SMBus/PMBus hardware support	X	X	X
Independent clock	X	X	X
Wakeup from Stop mode on address match	X	X	X

1. X: supported

3.29 Universal synchronous/asynchronous receiver transmitter (USART)

The STM32G491xC/xE devices have three embedded universal synchronous receiver transmitters (USART1, USART2 and USART3) and two universal asynchronous receiver transmitters (UART4, UART5).

These interfaces provide asynchronous communication, IrDA SIR ENDEC support, multiprocessor communication mode, single-wire half-duplex communication mode and have LIN master/slave capability. They provide hardware management of the CTS and RTS signals, and RS485 driver enable.

The USART1, USART2 and USART3 also provide a smartcard mode (ISO 7816 compliant) and an SPI-like communication capability.

The USART comes with a transmit FIFO (TXFIFO) and a receive FIFO (RXFIFO). FIFO mode is enabled by software and is disabled by default.

All USARTs have a clock domain independent from the CPU clock, allowing the USARTx (x = 1, 2, 3, 4, 5) to wake up the MCU from Stop mode. The wakeup from Stop mode can be done on:

- Start bit detection
- Any received data frame
- A specific programmed data frame
- Some specific TXFIFO/RXFIFO status interrupts when FIFO mode is enabled

All USART interfaces can be served by the DMA controller.

Table 9. USART/UART/LPUART features

USART modes/features ⁽¹⁾	USART1	USART2	USART3	UART4	UART5	LPUART1
Hardware flow control for modem	X	X	X	X	X	X
Continuous communication using DMA	X	X	X	X	X	X
Multiprocessor communication	X	X	X	X	X	X
Synchronous mode	X	X	X	-	-	-
Smartcard mode	X	X	X	-	-	-
Single-wire half-duplex communication	X	X	X	X	X	X
IrDA SIR ENDEC block	X	X	X	X	X	-
LIN mode	X	X	X	X	X	-
Dual clock domain	X	X	X	X	X	X
Wakeup from Stop mode	X	X	X	X	X	X
Receiver timeout interrupt	X	X	X	X	X	-
Modbus communication	X	X	X	X	X	-
Auto baud rate detection	X (4 modes)					-
Driver Enable	X	X	X	X	X	X
LPUART/USART data length	7, 8 and 9 bits					

Table 9. USART/UART/LPUART features (continued)

USART modes/features ⁽¹⁾	USART1	USART2	USART3	UART4	UART5	LPUART1
Tx/Rx FIFO				X		
Tx/Rx FIFO size				8		

1. X = supported.

3.30 Low-power universal asynchronous receiver transmitter (LPUART)

The STM32G491xC/xE devices embed one Low-Power UART. The LPUART supports asynchronous serial communication with minimum power consumption. It supports half-duplex single-wire communication and modem operations (CTS/RTS). It allows multiprocessor communication.

The LPUART comes with a transmit FIFO (TXFIFO) and a receive FIFO (RXFIFO). FIFO mode is enabled by software and is disabled by default. It has a clock domain independent from the CPU clock, and can wakeup the system from Stop mode. The wake up from Stop mode can be done on:

- Start bit detection
- Any received data frame
- A specific programmed data frame
- Some specific TXFIFO/RXFIFO status interrupts when FIFO mode is enabled

Only a 32.768 kHz clock (LSE) is needed to allow LPUART communication up to 9600 baud. Therefore, even in Stop mode, the LPUART can wait for an incoming frame while having an extremely low energy consumption. Higher speed clock can be used to reach higher baud rates.

The LPUART interface can be served by the DMA controller.

3.31 Serial peripheral interface (SPI)

Three SPI interfaces allow communication up to 75 Mbit/s in master and up to 41 Mbits/s in slave, half-duplex, full-duplex, and simplex modes. The 3-bit prescaler gives eight master mode frequencies and the frame size is configurable from 4 bits to 16 bits. The SPI interfaces support NSS pulse mode, TI mode and hardware CRC calculation.

Two standard I²S interfaces (multiplexed with SPI2 and SPI3) supporting four different audio standards can operate as master or slave at half-duplex communication modes. They can be configured to transfer 16 and 24 or 32 bits with 16-bit or 32-bit data resolution and synchronized by a specific signal. Audio sampling frequency from 8 kHz up to 192 kHz can be set by an 8-bit programmable linear prescaler. When operating in master mode it can output a clock for an external audio component at 256 times the sampling frequency.

All SPI interfaces can be served by the DMA controller.

3.32 Serial audio interfaces (SAI)

The device embeds 1 SAI. The SAI bus interface handles communications between the microcontroller and the serial audio protocol.

3.32.1 SAI peripheral supports

- Two independent audio sub-blocks which can be transmitters or receivers with their respective FIFO.
- 8-word integrated FIFOs for each audio sub-block.
- Synchronous or asynchronous mode between the audio sub-blocks.
- Master or slave configuration independent for both audio sub-blocks.
- Clock generator for each audio block to target independent audio frequency sampling when both audio sub-blocks are configured in master mode.
- Data size configurable: 8-, 10-, 16-, 20-, 24-, 32-bit.
- Peripheral with large configurability and flexibility allowing to target as example the following audio protocol: I2S, LSB or MSB-justified, PCM/DSP, TDM, AC'97 and SPDIF out.
- Up to 16 slots available with configurable size and with the possibility to select which ones are active in the audio frame.
- Number of bits by frame may be configurable.
- Frame synchronization active level configurable (offset, bit length, level).
- First active bit position in the slot is configurable.
- LSB first or MSB first for data transfer.
- Mute mode.
- Stereo/Mono audio frame capability.
- Communication clock strobing edge configurable (SCK).
- Error flags with associated interrupts if enabled respectively.
 - Overrun and underrun detection.
 - Anticipated frame synchronization signal detection in slave mode.
 - Late frame synchronization signal detection in slave mode.
 - Codec not ready for the AC'97 mode in reception.
- Interruption sources when enabled:
 - Errors.
 - FIFO requests.
- DMA interface with 2 dedicated channels to handle access to the dedicated integrated FIFO of each SAI audio sub-block.

Table 10. SAI features implementation

SAI features	Support ⁽¹⁾
I2S, LSB or MSB-justified, PCM/DSP, TDM, AC'97	X
Mute mode	X
Stereo/Mono audio frame capability	X
16 slots	X

Table 10. SAI features implementation (continued)

SAI features	Support ⁽¹⁾
Data size configurable: 8-, 10-, 16-, 20-, 24-, 32-bit	X
FIFO size	X (8 word)
SPDIF	X

1. X: supported.

3.33 Controller area network (FDCAN1, FDCAN2)

The controller area network (CAN) subsystem consists of two CAN modules and message RAM memory.

The two CAN modules (FDCAN1, and FDCAN2) are compliant with ISO 11898-1 (CAN protocol specification version 2.0 part A, B) and CAN FD protocol specification version 1.0.

A 2-Kbyte message RAM memory implements filters, receive FIFOs, receive buffers, transmit event FIFOs, transmit buffers.

3.34 Universal serial bus (USB)

The STM32G491xC/xE devices embed a full-speed USB device peripheral compliant with the USB specification version 2.0. The internal USB PHY supports USB FS signaling, embedded DP pull-up and also battery charging detection according to Battery Charging Specification Revision 1.2. The USB interface implements a full-speed (12 Mbit/s) function interface with added support for USB 2.0 Link Power Management. It has software-configurable endpoint setting with packet memory up-to 1 Kbyte and suspend/resume support. It requires a precise 48 MHz clock which can be generated from the internal main PLL (the clock source must use a HSE crystal oscillator) or by the internal 48 MHz oscillator in automatic trimming mode. The synchronization for this oscillator can be taken from the USB data stream itself (SOF signalization) which allows crystal less operation.

3.35 USB Type-C™ / USB Power Delivery controller (UCPD)

The device embeds one controller (UCPD) compliant with USB Type-C Rev. 1.2 and USB Power Delivery Rev. 3.0 specifications.

The controller uses specific I/Os supporting the USB Type-C and USB Power Delivery requirements, featuring:

- USB Type-C pull-up (Rp, all values) and pull-down (Rd) resistors
- “Dead battery” support
- USB Power Delivery message transmission and reception
- FRS (fast role swap) support

The digital controller handles notably:

- USB Type-C level detection with de-bounce, generating interrupts
- FRS detection, generating an interrupt
- Byte-level interface for USB Power Delivery payload, generating interrupts (DMA compatible)
- USB Power Delivery timing dividers (including a clock pre-scaler)
- CRC generation/checking
- 4b5b encode/decode
- Ordered sets (with a programmable ordered set mask at receive)
- Frequency recovery in receiver during preamble

The interface offers low-power operation compatible with Stop mode, maintaining the capacity to detect incoming USB Power Delivery messages and FRS signaling.

3.36 Clock recovery system (CRS)

The devices embed a special block, which allows automatic trimming of the internal 48 MHz oscillator to guarantee its optimal accuracy over the whole device operational range. This automatic trimming is based on the external synchronization signal, which could be either derived from USB SOF signalization, from LSE oscillator, from an external signal on CRS_SYNC pin or generated by user software. For faster lock-in during startup it is also possible to combine automatic trimming with manual trimming action.

3.37 Quad-SPI memory interface (QUADSPI)

The Quad-SPI is a specialized communication interface targeting single, dual or quad SPI flash memories. It can operate in any of the three following modes:

- Indirect mode: all the operations are performed using the QUADSPI registers
- Status polling mode: the external flash memory status register is periodically read and an interrupt can be generated in case of flag setting
- Memory-mapped mode: the external flash is memory mapped and is seen by the system as if it were an internal memory.

Both throughput and capacity can be increased two-fold using dual-flash mode, where two quad SPI flash memories are accessed simultaneously.

The Quad-SPI interface supports:

- Indirect mode: all the operations are performed using the QUADSPI registers
- Status polling mode: the external flash status register is periodically read and an interrupt can be generated in case of flag setting
- Memory-mapped mode: the external flash is memory mapped and is seen by the system as if it were an internal memory
- Three functional modes: indirect, status-polling, and memory-mapped
- SDR and DDR support
- Fully programmable opcode for both indirect and memory mapped mode
- Fully programmable frame format for both indirect and memory mapped mode
 - Each of the 5 following phases can be configured independently (enable, length, single/dual/quad communication)
 - Instruction phase
 - Address phase
 - Alternate bytes phase
 - Dummy cycles phase
 - Data phase
- Integrated FIFO for reception and transmission
- 8, 16, and 32-bit data accesses are allowed
- DMA channel for indirect mode operations
- Programmable masking for external flash flag management
- Timeout management
- Interrupt generation on FIFO threshold, timeout, status match, operation complete, and access error

3.38 Development support

3.38.1 Serial wire JTAG debug port (SWJ-DP)

The Arm SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

Debug is performed using two pins only instead of the five required by the JTAG (JTAG pins could be reuse as GPIO with alternate function): the JTAG TMS and TCK pins are shared with SWDIO and SWCLK, respectively, and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.

3.38.2 Embedded trace macrocell™


The Arm embedded trace macrocell provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32G491xC/xE devices through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. Real-time instruction and data flow activity be recorded and then formatted for display on the host computer that runs the debugger software. TPA hardware is commercially available from common development tool vendors.

The Embedded trace macrocell operates with third-party debugger software tools.

4 Pinouts and pin description

4.1 UFQFPN32 pinout description


Figure 6. STM32G491xC/xE UFQFPN32 pinout



1. The above figure shows the package top view.

4.2 UFQFPN48 pinout description


Figure 7. STM32G491xC/xE UFQFPN48 pinout



1. The above figure shows the package top view.
2. VSS pads are connected to the exposed pad.

4.3 LQFP48 pinout description


Figure 8. STM32G491xC/xE LQFP48 pinout



1. The above figure shows the package top view.

4.4 WLCSP64 ballout description


Figure 9. STM32G491xC/xE WLCSP64 ballout



1. The above figure shows the package top view.

4.5 LQFP64 pinout description


Figure 10. STM32G491xC/xE LQFP64 pinout



1. The above figure shows the package top view.

4.6 UFBGA64 ballout description


Figure 11. STM32G491xC/xE UFBGA64 ballout



1. The above figure shows the package top view.

4.7 LQFP80 pinout description


Figure 12. STM32G491xC/xE LQFP80 pinout



1. The above figure shows the package top view.

4.8 LQFP100 pinout description

Figure 13. STM32G491xC/xE LQFP100 pinout



MSv42661V3

1. The above figure shows the package top view.

4.9 Pin definition

Table 11. Legend/abbreviations used in the pinout table

Name	Abbreviation	Definition
Pin name	Unless otherwise specified in brackets below the pin name, the pin function during and after reset is the same as the actual pin name	
Pin type	S	Supply pin
	I	Input only pin
	I/O	Input / output pin
I/O structure	FT	5 V tolerant I/O
	TT	3.6 V tolerant I/O
	B	Dedicated BOOT0 pin
	NRST	Bidirectional reset pin with embedded weak pull-up resistor
	Option for TT or FT I/Os	
	_a	I/O, with Analog switch function supplied by V _{DDA}
	_c	I/O, USB Type-C PD capable
	_d	I/O, USB Type-C PD Dead Battery function
	_f	I/O, Fm+ capable
	_u ⁽¹⁾	I/O, with USB function
Notes	Unless otherwise specified by a note, all I/Os are set as floating inputs during and after reset	
Pin functions	Alternate functions	Functions selected through GPIOx_AFR registers
	Additional functions	Functions directly selected/enabled through peripheral registers

1. The related I/O structures in are FT_u.

Table 12. STM32G491xC/xE pin definition⁽¹⁾

Pin Number								Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
UFQFPN32	UFQFPN48	LQFP48	WLCSP64	LQFP64	UFBGA64	LQFP80	LQFP100						
-	-	-	-	-	-	-	1	PE2	I/O	FT	-	TRACECK, TIM3_CH1, SAI1_CK1, TIM20_CH1, SAI1_MCLK_A, EVENTOUT	-
-	-	-	-	-	-	-	2	PE3	I/O	FT	-	TRACED0, TIM3_CH2, TIM20_CH2, SAI1_SD_B, EVENTOUT	-
-	-	-	-	-	-	-	3	PE4	I/O	FT	-	TRACED1, TIM3_CH3, SAI1_D2, TIM20_CH1N, SAI1_FS_A, EVENTOUT	-
-	-	-	-	-	-	-	4	PE5	I/O	FT	-	TRACED2, TIM3_CH4, SAI1_CK2, TIM20_CH2N, SAI1_SCK_A, EVENTOUT	-
-	-	-	-	-	-	-	5	PE6	I/O	FT	-	TRACED3, SAI1_D1, TIM20_CH3N, SAI1_SD_A, EVENTOUT	WKUP3, RTC_TAMP3
-	1	1	B8	1	C2	1	6	VBAT	S	-	-	-	-
-	2	2	C6	2	B1	2	7	PC13	I/O	FT	(2) (3)	TIM1_BKIN, TIM1_CH1N, TIM8_CH4N, EVENTOUT	WKUP2, RTC_TAMP1, RTC_TS, RTC_OUT1
-	3	3	C8	3	C1	3	8	PC14- OSC32_IN	I/O	FT	(2) (3)	EVENTOUT	OSC32_IN
-	4	4	D8	4	D1	4	9	PC15- OSC32_OUT	I/O	FT	(2) (3)	EVENTOUT	OSC32_OUT
-	-	-	-	-	-	-	10	PF9	I/O	FT	-	TIM20_BKIN, TIM15_CH1, SPI2_SCK, QUADSPI1_BK1_IO1, SAI1_FS_B, EVENTOUT	-
-	-	-	-	-	-	-	11	PF10	I/O	FT	-	TIM20_BKIN2, TIM15_CH2, SPI2_SCK, QUADSPI1_CLK, SAI1_D3, EVENTOUT	-

Table 12. STM32G491xC/xE pin definition⁽¹⁾ (continued)

Pin Number								Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
UFQFPN32	UFQFPN48	LQFP48	WLCSP64	LQFP64	UFBGA64	LQFP80	LQFP100						
2	5	5	E8	5	E1	5	12	PF0-OSC_IN	I/O	FT_fa	-	I2C2_SDA, SPI2_NSS/I2S2_WS, TIM1_CH3N, EVENTOUT	ADC1_IN10, OSC_IN
3	6	6	E7	6	F1	6	13	PF1- OSC_OUT	I/O	FT_a	-	SPI2_SCK/I2S2_CK, EVENTOUT	ADC2_IN10, COMP3_INM, OSC_OUT
4	7	7	D7	7	D2	7	14	PG10-NRST	I/O	NRST (4)	-	MCO, EVENTOUT	NRST
-	-	-	F8	8	E2	8	15	PC0	I/O	FT_a	-	LPTIM1_IN1, TIM1_CH1, LPUART1_RX, EVENTOUT	ADC12_IN6, COMP3_INM
-	-	-	C7	9	C3	9	16	PC1	I/O	TT_a	-	LPTIM1_OUT, TIM1_CH2, LPUART1_TX, QUADSPI1_BK2_IO0, SAI1_SD_A, EVENTOUT	ADC12_IN7, COMP3_INP
-	-	-	D6	10	D3	10	17	PC2	I/O	FT_a	-	LPTIM1_IN2, TIM1_CH3, COMP3_OUT, TIM20_CH2, QUADSPI1_BK2_IO1, EVENTOUT	ADC12_IN8
-	-	-	E6	11	G1	11	18	PC3	I/O	FT_a	-	LPTIM1_ETR, TIM1_CH4, SAI1_D1, TIM1_BKIN2, QUADSPI1_BK2_IO2, SAI1_SD_A, EVENTOUT	ADC12_IN9
-	-	-	-	-	-	-	19	PF2	I/O	FT	-	TIM20_CH3, I2C2_SMBA, EVENTOUT	-
5	8	8	G8	12	F2	12	20	PA0	I/O	TT_a	-	TIM2_CH1, USART2_CTS, COMP1_OUT, TIM8_BKIN, TIM8_ETR, TIM2_ETR, EVENTOUT	ADC12_IN1, COMP1_INM, COMP3_INP, RTC_TAMP2, WKUP1
6	9	9	F7	13	E3	13	21	PA1	I/O	TT_a	-	RTC_REFIN, TIM2_CH2, USART2_RTS_DE, TIM15_CH1N, EVENTOUT	ADC12_IN2, COMP1_INP, OPAMP1_VINP, OPAMP3_VINP, OPAMP6_VINM

Table 12. STM32G491xC/xE pin definition⁽¹⁾ (continued)

Pin Number								Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
UFQFPN32	UFQFPN48	LQFP48	WLCSP64	LQFP64	UFBGA64	LQFP80	LQFP100						
7	10	10	D5	14	F3	14	22	PA2	I/O	TT_a	-	TIM2_CH3, USART2_TX, COMP2_OUT, TIM15_CH1, QUADSPI1_BK1_NCS, LPUART1_TX, UCPD1_FRSTX,	ADC1_IN3, COMP2_INM, OPAMP1_VOUT, WKUP4/LSCO
-	-	-	G7	15	G2	15	23	VSS	S	-	-	-	-
-	-	-	H8	16	H1	16	24	VDD	S	-	-	-	-
8	11	11	F6	17	H2	17	25	PA3	I/O	TT_a	-	TIM2_CH4, SAI1_CK1, USART2_RX, TIM15_CH2, QUADSPI1_CLK, LPUART1_RX, SAI1_MCLK_A, EVENTOUT	ADC1_IN4, COMP2_INP, OPAMP1_VINM/ OPAMP1_VINP
9	12	12	E5	18	D4	18	26	PA4	I/O	TT_a	-	TIM3_CH2, SPI1_NSS, SPI3_NSS/I2S3_WS, USART2_CK, SAI1_FS_B, EVENTOUT	ADC2_IN17, DAC1_OUT1, COMP1_INM
10	13	13	E4	19	E4	19	27	PA5	I/O	TT_a	-	TIM2_CH1, TIM2_ETR, SPI1_SCK, UCPD1_FRSTX, EVENTOUT	ADC2_IN13, DAC1_OUT2, COMP2_INM, OPAMP2_VINM
11	14	14	H7	20	G3	20	28	PA6	I/O	TT_a	-	TIM16_CH1, TIM3_CH1, TIM8_BKIN, SPI1_MISO, TIM1_BKIN, COMP1_OUT, QUADSPI1_BK1_IO3, LPUART1_CTS, EVENTOUT	ADC2_IN3, OPAMP2_VOUT
12	15	15	F5	21	H3	21	29	PA7	I/O	TT_a	-	TIM17_CH1, TIM3_CH2, TIM8_CH1N, SPI1_MOSI, TIM1_CH1N, COMP2_OUT, QUADSPI1_BK1_IO2, UCPD1_FRSTX,	ADC2_IN4, COMP2_INP, OPAMP1_VINP, OPAMP2_VINP
-	16	-	G6	22	D5	22	30	PC4	I/O	FT_fa	-	TIM1_ETR, I2C2_SCL, USART1_TX, QUADSPI1_BK2_IO3, EVENTOUT	ADC2_IN5

Table 12. STM32G491xC/xE pin definition⁽¹⁾ (continued)

Pin Number								Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
UFQFPN32	UFQFPN48	LQFP48	WLCSP64	LQFP64	UFBGA64	LQFP80	LQFP100						
-	-	-	F4	23	F4	23	31	PC5	I/O	TT_a	-	TIM15_BKIN, SAI1_D3, TIM1_CH4N, USART1_RX, EVENTOUT	ADC2_IN11, OPAMP1_VINM, OPAMP2_VINM, WKUP5
13	17	16	F3	24	E5	24	32	PB0	I/O	TT_a	-	TIM3_CH3, TIM8_CH2N, TIM1_CH2N, QUADSPI1_BK1_IO1, UCPD1_FRSTX, EVENTOUT	ADC1_IN15/AD C3_IN12, COMP4_INP, OPAMP2_VINP, OPAMP3_VINP
-	18	17	H6	25	F5	25	33	PB1	I/O	TT_a	-	TIM3_CH4, TIM8_CH3N, TIM1_CH3N, COMP4_OUT, QUADSPI1_BK1_IO0, LPUART1_RTS_DE, EVENTOUT	ADC1_IN12/AD C3_IN1, COMP1_INP, OPAMP3_VOUT, OPAMP6_VINM
-	19	18	G4	26	H4	26	34	PB2	I/O	TT_a	-	RTC_OUT2, LPTIM1_OUT, TIM20_CH1, I2C3_SMBA, QUADSPI1_BK2_IO1, EVENTOUT	ADC2_IN12, COMP4_INM, OPAMP3_VINM
14	-	19	G5	27	G4	27	35	VSSA	S	-	-	-	-
-	20	20	H5	28	G5	28	36	VREF+	S	-	-	-	VREFBUF_OUT
-	21	21	H4	29	H5	29	37	VDDA	S	-	-	-	-
15	-	-	-	-	-	-	-	VDDA/VREF+	S	-	-	-	-
-	-	-	-	-	-	30	38	PE7	I/O	TT_a	-	TIM1_ETR, SAI1_SD_B, EVENTOUT	ADC3_IN4, COMP4_INP
-	-	-	-	-	-	31	39	PE8	I/O	FT_a	-	TIM1_CH1N, SAI1_SCK_B, EVENTOUT	ADC3_IN6, COMP4_INM
-	-	-	-	-	-	32	40	PE9	I/O	FT_a	-	TIM1_CH1, SAI1_FS_B, EVENTOUT	ADC3_IN2
-	-	-	-	-	-	33	41	PE10	I/O	FT_a	-	TIM1_CH2N, QUADSPI1_CLK, SAI1_MCLK_B, EVENTOUT	ADC3_IN14
-	-	-	-	-	-	34	42	PE11	I/O	FT_a	-	TIM1_CH2, QUADSPI1_BK1_NCS, EVENTOUT	ADC3_IN15

Table 12. STM32G491xC/xE pin definition⁽¹⁾ (continued)

Pin Number								Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
UFQFPN32	UFQFPN48	LQFP48	WLCSP64	LQFP64	UFPGA64	LQFP80	LQFP100						
-	-	-	-	-	-	35	43	PE12	I/O	FT_a	-	TIM1_CH3N, QUADSPI1_BK1_IO0, EVENTOUT	ADC3_IN16
-	-	-	-	-	-	36	44	PE13	I/O	FT_a	-	TIM1_CH3, QUADSPI1_BK1_IO1, EVENTOUT	ADC3_IN3
-	-	-	-	-	-	37	45	PE14	I/O	FT	-	TIM1_CH4, TIM1_BKIN2, QUADSPI1_BK1_IO2, EVENTOUT	-
-	-	-	-	-	-	38	46	PE15	I/O	FT	-	TIM1_BKIN, TIM1_CH4N, USART3_RX, QUADSPI1_BK1_IO3, EVENTOUT	-
-	22	22	H2	30	H6	39	47	PB10	I/O	TT_a	-	TIM2_CH3, USART3_TX, LPUART1_RX, QUADSPI1_CLK, TIM1_BKIN, SAI1_SCK_A, EVENTOUT	OPAMP3_VINM
16	-	23	G2	31	G7	40	48	VSS	S	-	-	-	-
17	23	24	H1	32	H8	41	49	VDD	S	-	-	-	-
-	24	25	H3	33	H7	42	50	PB11	I/O	TT_a	-	TIM2_CH4, USART3_RX, LPUART1_TX, QUADSPI1_BK1_NCS, EVENTOUT	ADC12_IN14, OPAMP6_VOUT
-	25	26	G3	34	G8	43	51	PB12	I/O	TT_a	-	I2C2_SMBA, SPI2_NSS/I2S2_WS, TIM1_BKIN, USART3_CK, LPUART1_RTS_DE, FDCAN2_RX, EVENTOUT	ADC1_IN11, OPAMP6_VINP
-	26	27	G1	35	G6	44	52	PB13	I/O	TT_a	-	SPI2_SCK/I2S2_CK, TIM1_CH1N, USART3_CTS, LPUART1_CTS, FDCAN2_TX, EVENTOUT	ADC3_IN5, OPAMP3_VINP, OPAMP6_VINP

Table 12. STM32G491xC/xE pin definition⁽¹⁾ (continued)

Pin Number								Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
UFQFPN32	UFQFPN48	LQFP48	WLCSP64	LQFP64	UFBGA64	LQFP80	LQFP100						
-	27	28	F2	36	F8	45	53	PB14	I/O	TT_a	-	TIM15_CH1, SPI2_MISO, TIM1_CH2N, USART3_RTS_DE, COMP4_OUT, EVENTOUT	ADC1_IN5, OPAMP2_VINP
-	28	29	F1	37	F7	46	54	PB15	I/O	FT_a	-	RTC_REFIN, TIM15_CH2, TIM15_CH1N, COMP3_OUT, TIM1_CH3N, SPI2_MOSI/I2S2_SD, EVENTOUT	ADC2_IN15
-	-	-	-	-	-	47	55	PD8	I/O	FT_a	-	USART3_TX, EVENTOUT	-
-	-	-	-	-	-	48	56	PD9	I/O	TT_a	-	USART3_RX, EVENTOUT	OPAMP6_VINP
-	-	-	-	-	-	49	57	PD10	I/O	FT_a	-	USART3_CK, EVENTOUT	ADC3_IN7
-	-	-	-	-	-	-	58	PD11	I/O	FT_a	-	USART3_CTS, EVENTOUT	ADC3_IN8
-	-	-	-	-	-	-	59	PD12	I/O	FT_a	-	TIM4_CH1, USART3_RTS_DE, EVENTOUT	ADC3_IN9
-	-	-	-	-	-	-	60	PD13	I/O	FT_a	-	TIM4_CH2, EVENTOUT	ADC3_IN10
-	-	-	-	-	-	-	61	PD14	I/O	TT_a	-	TIM4_CH3, EVENTOUT	ADC3_IN11, OPAMP2_VINP
-	-	-	-	-	-	-	62	PD15	I/O	FT	-	TIM4_CH4, SPI2_NSS, EVENTOUT	-
-	-	-	-	-	-	50	63	VSS	S	-	-	-	-
-	-	-	-	-	-	51	64	VDD	S	-	-	-	-
-	29	-	E3	38	E8	52	65	PC6	I/O	FT	-	TIM3_CH1, TIM8_CH1, I2S2_MCK, EVENTOUT	-
-	-	-	E1	39	E7	53	66	PC7	I/O	FT	-	TIM3_CH2, TIM8_CH2, I2S3_MCK, EVENTOUT	-
-	-	-	E2	40	F6	54	67	PC8	I/O	FT_f	-	TIM3_CH3, TIM8_CH3, TIM20_CH3, I2C3_SCL, EVENTOUT	-

Table 12. STM32G491xC/xE pin definition⁽¹⁾ (continued)

Pin Number								Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
UFQFPN32	UFQFPN48	LQFP48	WLCSP64	LQFP64	UFBGA64	LQFP80	LQFP100						
-	-	-	D3	41	D8	55	68	PC9	I/O	FT_f	-	TIM3_CH4, TIM8_CH4, I2SCKIN, TIM8_BKIN2, I2C3_SDA, EVENTOUT	-
18	30	30	D2	42	E6	56	69	PA8	I/O	FT_f	-	MCO, I2C3_SCL, I2C2_SDA, I2S2_MCK, TIM1_CH1, USART1_CK, TIM4_ETR, SAI1_CK2, SAI1_SCK_A, EVENTOUT	-
19	31	31	D1	43	D7	57	70	PA9	I/O	FT_fd	(5)	I2C3_SMBA, I2C2_SCL, I2S3_MCK, TIM1_CH2, USART1_TX, TIM15_BKIN, TIM2_CH3, SAI1_FS_A, EVENTOUT	UCPD1_DBCC1
20	32	32	C2	44	D6	58	71	PA10	I/O	FT_d a	(5)	TIM17_BKIN, USB_CRD_SYNC, I2C2_SMBA, SPI2_MISO, TIM1_CH3, USART1_RX, TIM2_CH4, TIM8_BKIN, SAI1_D1, SAI1_SD_A,	UCPD1_DBCC2, PVD_IN
21	33	33	C1	45	C8	59	72	PA11	I/O	FT_u	-	SPI2_MOSI/I2S2_SD, TIM1_CH1N, USART1_CTS, COMP1_OUT, FDCAN1_RX, TIM4_CH1, TIM1_CH4, TIM1_BKIN2, EVENTOUT	USB_DM
22	34	34	B1	46	B8	60	73	PA12	I/O	FT_u	-	TIM16_CH1, I2SCKIN, TIM1_CH2N, USART1_RTS_DE, COMP2_OUT, FDCAN1_TX, TIM4_CH2, TIM1_ETR, EVENTOUT	USB_DP
-	-	35	B2	47	B7	61	74	VSS	S	-	-	-	-
-	35	36	A1	48	A8	62	75	VDD	S	-	-	-	-

Table 12. STM32G491xC/xE pin definition⁽¹⁾ (continued)

Pin Number								Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
UFQFPN32	UFQFPN48	LQFP48	WLCSP64	LQFP64	UFBGA64	LQFP80	LQFP100						
23	36	37	C3	49	C7	63	76	PA13	I/O	FT_f	(6)	SWDIO-JTMS, TIM16_CH1N, I2C1_SCL, IR_OUT, USART3_CTS, TIM4_CH3, SAI1_SD_B, EVENTOUT	-
24	37	38	C4	50	C6	64	77	PA14	I/O	FT_f	(6)	SWCLK-JTCK, LPTIM1_OUT, I2C1_SDA, TIM8_CH2, TIM1_BKIN, USART2_TX, SAI1_FS_B, EVENTOUT	-
25	38	39	B4	51	A7	65	78	PA15	I/O	FT_f	(6)	JTDI, TIM2_CH1, TIM8_CH1, TIM20_ETR, I2C1_SCL, SPI1_NSS, SPI3_NSS/I2S3_WS, USART2_RX, UART4_RTS_DE, TIM1_BKIN, TIM2_ETR,	-
-	39	-	B3	52	C5	66	79	PC10	I/O	FT	-	TIM8_CH1N, UART4_TX, SPI3_SCK/I2S3_CK, USART3_TX, EVENTOUT	-
-	40	-	A2	53	B6	67	80	PC11	I/O	FT_f	-	TIM8_CH2N, UART4_RX, SPI3_MISO, USART3_RX, I2C3_SDA, EVENTOUT	-
-	-	-	A3	54	A6	68	81	PC12	I/O	FT	-	TIM8_CH3N, UART5_TX, SPI3_MOSI/I2S3_SD, USART3_CK, UCPD1_FRSTX, EVENTOUT	-
-	-	-	-	-	-	69	82	PD0	I/O	FT	-	TIM8_CH4N, FDCAN1_RX, EVENTOUT	-
-	-	-	-	-	-	70	83	PD1	I/O	FT	-	TIM8_CH4, TIM8_BKIN2, FDCAN1_TX, EVENTOUT	-

Table 12. STM32G491xC/xE pin definition⁽¹⁾ (continued)

Pin Number								Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
UFQFPN32	UFQFPN48	LQFP48	WLCSP64	LQFP64	UFPGA64	LQFP80	LQFP100						
-	-	-	A4	55	B5	71	84	PD2	I/O	FT	-	TIM3_ETR, TIM8_BKIN, UART5_RX, EVENTOUT	-
-	-	-	-	-	-	-	85	PD3	I/O	FT	-	TIM2_CH1/TIM2_ETR, USART2_CTS, QUADSPI1_BK2_NCS, EVENTOUT	-
-	-	-	-	-	-	-	86	PD4	I/O	FT	-	TIM2_CH2, USART2_RTS_DE, QUADSPI1_BK2_IO0, EVENTOUT	-
-	-	-	-	-	-	-	87	PD5	I/O	FT	-	USART2_TX, QUADSPI1_BK2_IO1, EVENTOUT	-
-	-	-	-	-	-	-	88	PD6	I/O	FT	-	TIM2_CH4, SAI1_D1, USART2_RX, QUADSPI1_BK2_IO2, SAI1_SD_A, EVENTOUT	-
-	-	-	-	-	-	-	89	PD7	I/O	FT	-	TIM2_CH3, USART2_CK, QUADSPI1_BK2_IO3, EVENTOUT	-
26	41	40	D4	56	A5	72	90	PB3	I/O	FT	⁽⁶⁾	JTDO/TRACESWO, TIM2_CH2, TIM4_ETR, USB_CRD_SYNC, TIM8_CH1N, SPI1_SCK, SPI3_SCK/I2S3_CK, USART2_TX, TIM3_ETR, SAI1_SCK_B, EVENTOUT	-
27	42	41	C5	57	C4	73	91	PB4	I/O	FT_c	⁽⁵⁾ ⁽⁶⁾	JTRST, TIM16_CH1, TIM3_CH1, TIM8_CH2N, SPI1_MISO, SPI3_MISO, USART2_RX, UART5_RTS_DE, TIM17_BKIN, SAI1_MCLK_B, EVENTOUT	UCPD1_CC2

Table 12. STM32G491xC/xE pin definition⁽¹⁾ (continued)

Pin Number								Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
UFQFPN32	UFQFPN48	LQFP48	WLCSP64	LQFP64	UFPGA64	LQFP80	LQFP100						
28	43	42	A5	58	B4	74	92	PB5	I/O	FT_f	-	TIM16_BKIN, TIM3_CH2, TIM8_CH3N, I2C1_SMBA, SPI1_MOSI, SPI3_MOSI/I2S3_SD, USART2_CK, I2C3_SDA, FDCAN2_RX, TIM17_CH1, LPTIM1_IN1, SAI1_SD_B, UART5_CTS, EVENTOUT	-
29	44	43	B5	59	A4	75	93	PB6	I/O	FT_c	(5)	TIM16_CH1N, TIM4_CH1, TIM8_CH1, TIM8_ETR, USART1_TX, COMP4_OUT, FDCAN2_TX, TIM8_BKIN2, LPTIM1_ETR, SAI1_FS_B, EVENTOUT	UCPD1_CC1
30	45	44	A6	60	A3	76	94	PB7	I/O	FT_f	-	TIM17_CH1N, TIM4_CH2, I2C1_SDA, TIM8_BKIN, USART1_RX, COMP3_OUT, TIM3_CH4, LPTIM1_IN2, UART4_CTS, EVENTOUT	-
31	46	45	B6	61	B3	77	95	PB8-BOOT0	I/O	FT_f	(7)	TIM16_CH1, TIM4_CH3, SAI1_CK1, I2C1_SCL, USART3_RX, COMP1_OUT, FDCAN1_RX, TIM8_CH2, TIM1_BKIN, SAI1_MCLK_A, EVENTOUT	-
-	47	46	A7	62	A2	78	96	PB9	I/O	FT_f	-	TIM17_CH1, TIM4_CH4, SAI1_D2, I2C1_SDA, IR_OUT, USART3_TX, COMP2_OUT, FDCAN1_TX, TIM8_CH3, TIM1_CH3N, SAI1_FS_A, EVENTOUT	-

Table 12. STM32G491xC/xE pin definition⁽¹⁾ (continued)

Pin Number								Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
UFQFPN32	UFQFPN48	LQFP48	WLCSP64	LQFP64	UFBGA64	LQFP80	LQFP100						
-	-	-	-	-	-	-	97	PE0	I/O	FT	-	TIM4_ETR, TIM20_CH4N, TIM16_CH1, TIM20_ETR, USART1_TX, EVENTOUT	-
-	-	-	-	-	-	-	98	PE1	I/O	FT	-	TIM17_CH1, TIM20_CH4, USART1_RX, EVENTOUT	-
32	-	47	B7	63	B2	79	99	VSS	S	-	-	-	-
1	48	48	A8	64	A1	80	100	VDD	S	-	-	-	-

- Function availability depends on the chosen device.
- PC13, PC14 and PC15 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 in output mode is limited:
 - The speed should not exceed 2 MHz with a maximum load of 30 pF
 - These GPIOs must not be used as current sources (e.g. to drive an LED).
- After a backup domain power-up, PC13, PC14 and PC15 operate as GPIOs. Their function then depends on the content of the RTC registers which are not reset by the system reset. For details on how to manage these GPIOs, refer to the Backup domain and RTC register descriptions in the reference manual RM0440 "STM32G4 Series advanced Arm®-based 32-bit MCUs".
- PG10-NRST pin is FT tolerant if it is configured as PG10 GPIO by option bytes except for the startup time until option bytes are loaded.
- After reset, a pull-down resistor ($R_d = 5.1k\Omega$ from UCPD peripheral) can be activated on PB6, PB4 (UCPD1_CC1, UCPD1_CC2). The pull-down on PB6 (UCPD1_CC1) is activated by high level on PA9 (UCPD1_DBCC1). The pull-down on PB4 (UCPD1_CC2) is activated by high level on PA10 (UCPD1_DBCC2). This pull-down control (dead battery support on UCPD peripheral) can be disabled by setting bit UCPD1_DBDIS=1 in the PWR_CR3 register. PB4, PB6 have UCPD_CC functionality which implements an internal pull-down resistor (5.1kΩ) which is controlled by the voltage on the UCPD_DBCC pin (PA10, PA9). A high level on the UCPD_DBCC pin activates the pull-down on the UCPD_CC pin. The pull-down effect on the CC lines can be removed by using the bit UCPD1_DBDIS =1 (USB Type-C and power delivery dead battery disable) in the PWR_CR3 register.
- After reset, these pins are configured as JTAG/SW debug alternate functions, and the internal pull-up on PA15, PA13, PB4 pins and the internal pull-down on PA14 pin are activated.
- It is recommended to set PB8 in another mode than analog mode after startup to limit consumption if the pin is left unconnected.



4.10 Alternate functions

Table 13. Alternate function

Port		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
		SYS_AF	LPTIM1/TIM2 /15/16/17	COMP1/I2C3 /TIM1/2/3/4/8/ 15/20	COMP3/SAI1/ TIM8/15/20/U SB	I2C1/2/3/TIM 1/8/16/17	I2S2/3/Infrar ed/SPI1/2/TI M8/UART4/5	I2S2/3/Infrare d/SPI2/3/TIM 1/8/20	USART1/2/3	COMP1/2/3/4/ 2C3/LPUART1/ UART4/5	FDCAN1/2/T IM1/8/15	QUADSPI1/ TIM2/3/4/8/1 7	LPTIM1/ TIM1/8	LPUART1/S AI1/TIM1	SAI1	SAI1/TIM 2/15/UAR T4/5/UCP D1	EVENT
Port A	PA0	-	TIM2_CH1	-	-	-	-	-	USART2_CTS	COMP1_OUT	TIM8_BKIN	TIM8_ETR	-	-	-	TIM2_ET R	EVENT OUT
	PA1	RTC_REFIN	TIM2_CH2	-	-	-	-	-	USART2_RTS _DE	-	TIM15_CH1 N	-	-	-	-	-	EVENT OUT
	PA2	-	TIM2_CH3	-	-	-	-	-	USART2_TX	COMP2_OUT	TIM15_CH1	QUADSPI1_ BK1_NCS	-	LPUART1_T X	-	UCPD1_F RSTX	EVENT OUT
	PA3	-	TIM2_CH4	-	SAI1_CK1	-	-	-	USART2_RX	-	TIM15_CH2	QUADSPI1_ CLK	-	LPUART1_R X	SAI1_M CLK_A	-	EVENT OUT
	PA4	-	-	TIM3_CH2	-	-	SPI1_NSS	SPI3_NSS/I2 S3_WS	USART2_CK	-	-	-	-	-	SAI1_FS _B	-	EVENT OUT
	PA5	-	TIM2_CH1	TIM2_ETR	-	-	SPI1_SCK	-	-	-	-	-	-	-	-	UCPD1_F RSTX	EVENT OUT
	PA6	-	TIM16_CH1	TIM3_CH1	-	TIM8_BKIN	SPI1_MISO	TIM1_BKIN	-	COMP1_OUT	-	QUADSPI1_ BK1_IO3	-	LPUART1_C TS	-	-	EVENT OUT
	PA7	-	TIM17_CH1	TIM3_CH2	-	TIM8_CH1N	SPI1_MOSI	TIM1_CH1N	-	COMP2_OUT	-	QUADSPI1_ BK1_IO2	-	-	-	UCPD1_F RSTX	EVENT OUT
	PA8	MCO	-	I2C3_SCL	-	I2C2_SDA	I2S2_MCK	TIM1_CH1	USART1_CK	-	-	TIM4_ETR	-	SAI1_CK2	-	SAI1_SC K_A	EVENT OUT
	PA9	-	-	I2C3_SMBA	-	I2C2_SCL	I2S3_MCK	TIM1_CH2	USART1_TX	-	TIM15_BKIN	TIM2_CH3	-	-	-	SAI1_FS_ A	EVENT OUT
	PA10	-	TIM17_BKIN	-	USB_CRD_S YNC	I2C2_SMBA	SPI2_MISO	TIM1_CH3	USART1_RX	-	-	TIM2_CH4	TIM8_BK IN	SAI1_D1	-	SAI1_SD_ A	EVENT OUT
	PA11	-	-	-	-	-	SPI2_MOSI/I 2S2_SD	TIM1_CH1N	USART1_CTS	COMP1_OUT	FDCAN1_RX	TIM4_CH1	TIM1_CH 4	TIM1_BKIN2	-	-	EVENT OUT
	PA12	-	TIM16_CH1	-	-	-	I2SCKIN	TIM1_CH2N	USART1_RTS _DE	COMP2_OUT	FDCAN1_TX	TIM4_CH2	TIM1_ET R	-	-	-	EVENT OUT
	PA13	SWDIO- JTMS	TIM16_CH1N	-	-	I2C1_SCL	IR_OUT	-	USART3_CTS	-	-	TIM4_CH3	-	-	SAI1_SD _B	-	EVENT OUT
	PA14	SWCLK- JTCK	LPTIM1_OUT	-	-	I2C1_SDA	TIM8_CH2	TIM1_BKIN	USART2_TX	-	-	-	-	-	SAI1_FS _B	-	EVENT OUT
	PA15	JTDI	TIM2_CH1	TIM8_CH1	TIM20_ETR	I2C1_SCL	SPI1_NSS	SPI3_NSS/I2 S3_WS	USART2_RX	UART4_RTS_ DE	TIM1_BKIN	-	-	-	-	TIM2_ET R	EVENT OUT



Table 13. Alternate function (continued)

Port		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
		SYS_AF	LPTIM1/TIM2 /15/16/17	COMP1/I2C3 /TIM1/2/3/4/8/ 15/20	COMP3/SAI1/ TIM8/15/20/U SB	I2C1/2/3/TIM 1/8/16/17	I2S2/3/Infrare d/SPI1/2/TI M8/UART4/5	I2S2/3/Infrare d/SPI2/3/TIM 1/8/20	USART1/2/3	COMP1/2/3/4/I 2C3/LPUART1/ UART4/5	FDCAN1/2/T IM1/8/15	QUADSPI1/ TIM2/3/4/8/1 7	LPTIM1/ TIM1/8	LPUART1/S AI1/TIM1	SAI1	SAI1/TIM 2/15/UAR T4/5/UCP D1	EVENT
Port B	PB0	-	-	TIM3_CH3	-	TIM8_CH2N	-	TIM1_CH2N	-	-	-	QUADSPI1_ BK1_IO1	-	-	-	UCPD1_F RSTX	EVENT OUT
	PB1	-	-	TIM3_CH4	-	TIM8_CH3N	-	TIM1_CH3N	-	COMP4_OUT	-	QUADSPI1_ BK1_IO0	-	LPUART1_R TS_DE	-	-	EVENT OUT
	PB2	RTC_OUT2	LPTIM1_OUT	-	TIM20_CH1	I2C3_SMBA	-	-	-	-	-	QUADSPI1_ BK2_IO1	-	-	-	-	EVENT OUT
	PB3	JTDO/TRAC ESWO	TIM2_CH2	TIM4_ETR	USB_CRSS_ YNC	TIM8_CH1N	SPI1_SCK	SPI3_SCK/I2 S3_CK	USART2_TX	-	-	TIM3_ETR	-	-	-	SAI1_SC K_B	EVENT OUT
	PB4	JTRST	TIM16_CH1	TIM3_CH1	-	TIM8_CH2N	SPI1_MISO	SPI3_MISO	USART2_RX	UART5_RTS_ DE	-	TIM17_BKIN	-	-	-	SAI1_MC LK_B	EVENT OUT
	PB5	-	TIM16_BKIN	TIM3_CH2	TIM8_CH3N	I2C1_SMBA	SPI1_MOSI	SPI3_MOSI/I 2S3_SD	USART2_CK	I2C3_SDA	FDCAN2_RX	TIM17_CH1	LPTIM1_ IN1	SAI1_SD_B	-	UART5_C TS	EVENT OUT
	PB6	-	TIM16_CH1N	TIM4_CH1	-	-	TIM8_CH1	TIM8_ETR	USART1_TX	COMP4_OUT	FDCAN2_TX	TIM8_BKIN2	LPTIM1_ ETR	-	-	SAI1_FS_ B	EVENT OUT
	PB7	-	TIM17_CH1N	TIM4_CH2	-	I2C1_SDA	TIM8_BKIN	-	USART1_RX	COMP3_OUT	-	TIM3_CH4	LPTIM1_ IN2	-	-	UART4_C TS	EVENT OUT
	PB8	-	TIM16_CH1	TIM4_CH3	SAI1_CK1	I2C1_SCL	-	-	USART3_RX	COMP1_OUT	FDCAN1_RX	TIM8_CH2	-	TIM1_BKIN	-	SAI1_MC LK_A	EVENT OUT
	PB9	-	TIM17_CH1	TIM4_CH4	SAI1_D2	I2C1_SDA	-	IR_OUT	USART3_TX	COMP2_OUT	FDCAN1_TX	TIM8_CH3	-	TIM1_CH3N	-	SAI1_FS_ A	EVENT OUT
	PB10	-	TIM2_CH3	-	-	-	-	-	USART3_TX	LPUART1_RX	-	QUADSPI1_ CLK	-	TIM1_BKIN	-	SAI1_SC K_A	EVENT OUT
	PB11	-	TIM2_CH4	-	-	-	-	-	USART3_RX	LPUART1_TX	-	QUADSPI1_ BK1_NCS	-	-	-	-	EVENT OUT
	PB12	-	-	-	-	I2C2_SMBA	SPI2_NSS/I2 S2_WS	TIM1_BKIN	USART3_CK	LPUART1_RTS_ DE	FDCAN2_RX	-	-	-	-	-	EVENT OUT
	PB13	-	-	-	-	-	SPI2_SCK/I2 S2_CK	TIM1_CH1N	USART3_CTS	LPUART1_CTS	FDCAN2_TX	-	-	-	-	-	EVENT OUT
	PB14	-	TIM15_CH1	-	-	-	SPI2_MISO	TIM1_CH2N	USART3_RTS_ DE	COMP4_OUT	-	-	-	-	-	-	EVENT OUT
	PB15	RTC_REFIN	TIM15_CH2	TIM15_CH1N	COMP3_OUT	TIM1_CH3N	SPI2_MOSI/I 2S2_SD	-	-	-	-	-	-	-	-	-	EVENT OUT

Table 13. Alternate function (continued)

Port		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
		SYS_AF	LPTIM1/TIM2 /15/16/17	COMP1/I2C3 /TIM1/2/3/4/8/ 15/20	COMP3/SAI1/ TIM8/15/20/U SB	I2C1/2/3/TIM 1/8/16/17	I2S2/3/Infrare d/SPI1/2/TI M8/UART4/5	I2S2/3/Infrare d/SPI2/3/TIM 1/8/20	USART1/2/3	COMP1/2/3/4/I 2C3/LPUART1/ UART4/5	FDCAN1/2/T IM1/8/15	QUADSPI1/ TIM2/3/4/8/1 7	LPTIM1/ TIM1/8	LPUART1/S AI1/TIM1	SAI1	SAI1/TIM 2/15/UAR T4/5/UCP D1	EVENT
Port C	PC0	-	LPTIM1_IN1	TIM1_CH1	-	-	-	-	-	LPUART1_RX	-	-	-	-	-	-	EVENT OUT
	PC1	-	LPTIM1_OUT	TIM1_CH2	-	-	-	-	-	LPUART1_TX	-	QUADSPI1_ BK2_IO0	-	-	SAI1_SD _A	-	EVENT OUT
	PC2	-	LPTIM1_IN2	TIM1_CH3	COMP3_OUT	-	-	TIM20_CH2	-	-	-	QUADSPI1_ BK2_IO1	-	-	-	-	EVENT OUT
	PC3	-	LPTIM1_ETR	TIM1_CH4	SAI1_D1	-	-	TIM1_BKIN2	-	-	-	QUADSPI1_ BK2_IO2	-	-	SAI1_SD _A	-	EVENT OUT
	PC4	-	-	TIM1_ETR	-	I2C2_SCL	-	-	USART1_TX	-	-	QUADSPI1_ BK2_IO3	-	-	-	-	EVENT OUT
	PC5	-	-	TIM15_BKIN	SAI1_D3	-	-	TIM1_CH4N	USART1_RX	-	-	-	-	-	-	-	EVENT OUT
	PC6	-	-	TIM3_CH1	-	TIM8_CH1	-	I2S2_MCK	-	-	-	-	-	-	-	-	EVENT OUT
	PC7	-	-	TIM3_CH2	-	TIM8_CH2	-	I2S3_MCK	-	-	-	-	-	-	-	-	EVENT OUT
	PC8	-	-	TIM3_CH3	-	TIM8_CH3	-	TIM20_CH3	-	I2C3_SCL	-	-	-	-	-	-	EVENT OUT
	PC9	-	-	TIM3_CH4	-	TIM8_CH4	I2SCKIN	TIM8_BKIN2	-	I2C3_SDA	-	-	-	-	-	-	EVENT OUT
	PC10	-	-	-	-	TIM8_CH1N	UART4_TX	SPI3_SCK/I2 S3_CK	USART3_TX	-	-	-	-	-	-	-	EVENT OUT
	PC11	-	-	-	-	TIM8_CH2N	UART4_RX	SPI3_MISO	USART3_RX	I2C3_SDA	-	-	-	-	-	-	EVENT OUT
	PC12	-	-	-	-	TIM8_CH3N	UART5_TX	SPI3_MOS/I 2S3_SD	USART3_CK	-	-	-	-	-	-	UCPD1_F RSTX	EVENT OUT
	PC13	-	-	TIM1_BKIN	-	TIM1_CH1N	-	TIM8_CH4N	-	-	-	-	-	-	-	-	EVENT OUT
	PC14	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PC15	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT



Table 13. Alternate function (continued)

Port		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
		SYS_AF	LPTIM1/TIM2 /15/16/17	COMP1/I2C3 /TIM1/2/3/4/8/ 15/20	COMP3/SAI1/ TIM8/15/20/U SB	I2C1/2/3/TIM 1/8/16/17	I2S2/3/Infrar ed/SPI1/2/TI M8/UART4/5	I2S2/3/Infrare d/SPI2/3/TIM 1/8/20	USART1/2/3	COMP1/2/3/4/I 2C3/LPUART1/ UART4/5	FDCAN1/2/T IM1/8/15	QUADSPI1/ TIM2/3/4/8/1 7	LPTIM1/ TIM1/8	LPUART1/S AI1/TIM1	SAI1	SAI1/TIM 2/15/UAR T4/5/UCP D1	EVENT OUT
Port D	PD0	-	-	-	-	-	-	TIM8_CH4N	-	-	FDCAN1_RX	-	-	-	-	-	EVENT OUT
	PD1	-	-	-	-	TIM8_CH4	-	TIM8_BKIN2	-	-	FDCAN1_TX	-	-	-	-	-	EVENT OUT
	PD2	-	-	TIM3_ETR	-	TIM8_BKIN	UART5_RX	-	-	-	-	-	-	-	-	-	EVENT OUT
	PD3	-	-	TIM2_CH1/TI M2_ETR	-	-	-	-	USART2_CTS	-	-	QUADSPI1_ BK2_NCS	-	-	-	-	EVENT OUT
	PD4	-	-	TIM2_CH2	-	-	-	-	USART2_RTS _DE	-	-	QUADSPI1_ BK2_IO0	-	-	-	-	EVENT OUT
	PD5	-	-	-	-	-	-	-	USART2_TX	-	-	QUADSPI1_ BK2_IO1	-	-	-	-	EVENT OUT
	PD6	-	-	TIM2_CH4	SAI1_D1	-	-	-	USART2_RX	-	-	QUADSPI1_ BK2_IO2	-	-	SAI1_SD _A	-	EVENT OUT
	PD7	-	-	TIM2_CH3	-	-	-	-	USART2_CK	-	-	QUADSPI1_ BK2_IO3	-	-	-	-	EVENT OUT
	PD8	-	-	-	-	-	-	-	USART3_TX	-	-	-	-	-	-	-	EVENT OUT
	PD9	-	-	-	-	-	-	-	USART3_RX	-	-	-	-	-	-	-	EVENT OUT
	PD10	-	-	-	-	-	-	-	USART3_CK	-	-	-	-	-	-	-	EVENT OUT
	PD11	-	-	-	-	-	-	-	USART3_CTS	-	-	-	-	-	-	-	EVENT OUT
	PD12	-	-	TIM4_CH1	-	-	-	-	USART3_RTS _DE	-	-	-	-	-	-	-	EVENT OUT
	PD13	-	-	TIM4_CH2	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PD14	-	-	TIM4_CH3	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PD15	-	-	TIM4_CH4	-	-	-	SPI2_NSS	-	-	-	-	-	-	-	-	EVENT OUT

Table 13. Alternate function (continued)

Port		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
		SYS_AF	LPTIM1/TIM2 /15/16/17	COMP1/I2C3 /TIM1/2/3/4/8/ 15/20	COMP3/SAI1/ TIM8/15/20/U SB	I2C1/2/3/TIM 1/8/16/17	I2S2/3/Infrare d/SPI1/2/TI M8/UART4/5	I2S2/3/Infrare d/SPI2/3/TIM 1/8/20	USART1/2/3	COMP1/2/3/4/I 2C3/LPUART1/ UART4/5	FDCAN1/2/T IM1/8/15	QUADSPI1/ TIM2/3/4/8/1 7	LPTIM1/ TIM1/8	LPUART1/S AI1/TIM1	SAI1	SAI1/TIM 2/15/UAR T4/5/UCP D1	EVENT
Port E	PE0	-	-	TIM4_ETR	TIM20_CH4N	TIM16_CH1	-	TIM20_ETR	USART1_TX	-	-	-	-	-	-	-	EVENT OUT
	PE1	-	-	-	-	TIM17_CH1	-	TIM20_CH4	USART1_RX	-	-	-	-	-	-	-	EVENT OUT
	PE2	TRACECK	-	TIM3_CH1	SAI1_CK1	-	-	TIM20_CH1	-	-	-	-	-	-	SAI1_M CLK_A	-	EVENT OUT
	PE3	TRACED0	-	TIM3_CH2	-	-	-	TIM20_CH2	-	-	-	-	-	-	SAI1_SD _B	-	EVENT OUT
	PE4	TRACED1	-	TIM3_CH3	SAI1_D2	-	-	TIM20_CH1N	-	-	-	-	-	-	SAI1_FS _A	-	EVENT OUT
	PE5	TRACED2	-	TIM3_CH4	SAI1_CK2	-	-	TIM20_CH2N	-	-	-	-	-	-	SAI1_SC K_A	-	EVENT OUT
	PE6	TRACED3	-	-	SAI1_D1	-	-	TIM20_CH3N	-	-	-	-	-	-	SAI1_SD _A	-	EVENT OUT
	PE7	-	-	TIM1_ETR	-	-	-	-	-	-	-	-	-	-	SAI1_SD _B	-	EVENT OUT
	PE8	-	-	TIM1_CH1N	-	-	-	-	-	-	-	-	-	-	SAI1_SC K_B	-	EVENT OUT
	PE9	-	-	TIM1_CH1	-	-	-	-	-	-	-	-	-	-	SAI1_FS _B	-	EVENT OUT
	PE10	-	-	TIM1_CH2N	-	-	-	-	-	-	-	QUADSPI1_ CLK	-	-	SAI1_M CLK_B	-	EVENT OUT
	PE11	-	-	TIM1_CH2	-	-	-	-	-	-	-	QUADSPI1_ BK1_NCS	-	-	-	-	EVENT OUT
	PE12	-	-	TIM1_CH3N	-	-	-	-	-	-	-	QUADSPI1_ BK1_IO0	-	-	-	-	EVENT OUT
	PE13	-	-	TIM1_CH3	-	-	-	-	-	-	-	QUADSPI1_ BK1_IO1	-	-	-	-	EVENT OUT
	PE14	-	-	TIM1_CH4	-	-	-	TIM1_BKIN2	-	-	-	QUADSPI1_ BK1_IO2	-	-	-	-	EVENT OUT
	PE15	-	-	TIM1_BKIN	-	-	-	TIM1_CH4N	USART3_RX	-	-	QUADSPI1_ BK1_IO3	-	-	-	-	EVENT OUT



Table 13. Alternate function (continued)

Port		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
		SYS_AF	LPTIM1/TIM2 /15/16/17	COMP1/I2C3 /TIM1/2/3/4/8/ 15/20	COMP3/SAI1/ TIM8/15/20/U SB	I2C1/2/3/TIM 1/8/16/17	I2S2/3/Infrar ed/SPI1/2/TI M8/UART4/5	I2S2/3/Infrare d/SPI2/3/TIM 1/8/20	USART1/2/3	COMP1/2/3/4/I 2C3/LPUART1/ UART4/5	FDCAN1/2/T IM1/8/15	QUADSPI1/ TIM2/3/4/8/1 7	LPTIM1/ TIM1/8	LPUART1/S AI1/TIM1	SAI1	SAI1/TIM 2/15/UAR T4/5/UCP D1	EVENT
Port F	PF0	-	-	-	-	I2C2_SDA	SPI2_NSS/I2 S2_WS	TIM1_CH3N	-	-	-	-	-	-	-	-	EVENT OUT
	PF1	-	-	-	-	-	SPI2_SCK/I2 S2_CK	-	-	-	-	-	-	-	-	-	EVENT OUT
	PF2	-	-	TIM20_CH3	-	I2C2_SMBA	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PF9	-	-	TIM20_BKIN	TIM15_CH1	-	SPI2_SCK	-	-	-	-	QUADSPI1_ BK1_IO1	-	-	SAI1_FS _B	-	EVENT OUT
	PF10	-	-	TIM20_BKIN 2	TIM15_CH2	-	SPI2_SCK	-	-	-	-	QUADSPI1_ CLK	-	-	SAI1_D3	-	EVENT OUT
Port G	PG10	MCO	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT

5 Electrical characteristics

5.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS} .

5.1.1 Minimum and maximum values

Unless otherwise specified, the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25\text{ }^{\circ}\text{C}$ and $T_A = T_{A\text{max}}$ (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\sigma$).

5.1.2 Typical values

Unless otherwise specified, typical data are based on $T_A = 25\text{ }^{\circ}\text{C}$, $V_{DD} = V_{DDA} = 3\text{ V}$. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\sigma$).

5.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

5.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in [Figure 14](#).


5.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in [Figure 15](#).



5.1.6 Power supply scheme


Figure 16. Power supply scheme



Caution: Each power supply pair (V_{DD}/V_{SS} , V_{DDA}/V_{SSA} etc.) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the PCB to ensure the good functionality of the device.

5.1.7 Current consumption measurement

Figure 17. Current consumption measurement



The I_{DD_ALL} parameters given in [Table 21](#) to [Table 33](#) represent the total MCU consumption including the current supplying V_{DD} , V_{DDA} and V_{BAT} .

5.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in [Table 14: Voltage characteristics](#), [Table 15: Current characteristics](#) and [Table 16: Thermal characteristics](#) may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. Device mission profile (application conditions) is compliant with JEDEC JESD47 qualification standard, extended mission profiles are available on demand.

Table 14. Voltage characteristics⁽¹⁾

Symbol	Ratings	Min	Max	Unit
$V_{DD} - V_{SS}$	External main supply voltage (including V_{DD} , V_{DDA} , V_{BAT} and V_{REF+})	-0.3	4.0	V
$V_{IN}^{(2)}$	Input voltage on FT_XXX pins except FT_c pins	$V_{SS}-0.3$	$\min(V_{DD}, V_{DDA}) + 4.0^{(3)(4)}$	
	Input voltage on FT_c pins	$V_{SS}-0.3$	5.5	
	Input voltage on TT_XX pins	$V_{SS}-0.3$	4.0	
	Input voltage on any other pins	$V_{SS}-0.3$	4.0	
$ \Delta V_{DDX} $	Variations between different V_{DDX} power pins of the same domain	-	50	mV
$ V_{SSX}-V_{SS} $	Variations between all the different ground pins ⁽⁵⁾	-	50	
$V_{REF+}-V_{DDA}$	Allowed voltage difference for $V_{REF+} > V_{DDA}$	-	0.4	V

1. All main power (V_{DD} , V_{DDA} , V_{BAT}) and ground (V_{SS} , V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

2. V_{IN} maximum must always be respected. Refer to [Table 15: Current characteristics](#) for the maximum allowed injected current values.
3. This formula has to be applied only on the power supplies related to the IO structure described in the pin definition table.
4. To sustain a voltage higher than 4 V the internal pull-up/pull-down resistors must be disabled.
5. Include VREF- pin.

Table 15. Current characteristics

Symbol	Ratings	Max	Unit
$\sum IV_{DD}$	Total current into sum of all V_{DD} power lines (source) ⁽¹⁾	150	mA
$\sum IV_{SS}$	Total current out of sum of all V_{SS} ground lines (sink) ⁽¹⁾	150	
$IV_{DD(PIN)}$	Maximum current into each V_{DD} power pin (source) ⁽¹⁾	100	
$IV_{SS(PIN)}$	Maximum current out of each V_{SS} ground pin (sink) ⁽¹⁾	100	
$I_{IO(PIN)}$	Output current sunk by any I/O and control pin except FT_f	20	
	Output current sunk by any FT_f pin	20	
	Output current sourced by any I/O and control pin	20	
$\sum I_{IO(PIN)}$	Total output current sunk by sum of all I/Os and control pins ⁽²⁾	100	
	Total output current sourced by sum of all I/Os and control pins ⁽²⁾	100	
$I_{INJ(PIN)}^{(3)}$	Injected current on FT_xxx, TT_xx, NRST pins	-5/0 ⁽⁴⁾	
$\sum I_{INJ(PIN)} $	Total injected current (sum of all I/Os and control pins) ⁽⁵⁾	±25	

1. All main power (V_{DD} , V_{DDA} , V_{BAT}) and ground (V_{SS} , V_{SSA}) pins must always be connected to the external power supplies, in the permitted range.
2. This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.
3. Positive injection (when $V_{IN} > V_{DD}$) is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.
4. A negative injection is induced by $V_{IN} < V_{SS}$. $I_{INJ(PIN)}$ must never be exceeded. Refer also to [Table 14: Voltage characteristics](#) for the minimum allowed input voltage values.
5. When several inputs are submitted to a current injection, the maximum $\sum |I_{INJ(PIN)}|$ is the absolute sum of the negative injected currents (instantaneous values).

Table 16. Thermal characteristics

Symbol	Ratings	Value	Unit
T_{STG}	Storage temperature range	-65 to +150	°C
T_J	Maximum junction temperature	150	°C

5.3 Operating conditions

5.3.1 General operating conditions

Table 17. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
f _{HCLK}	Internal AHB clock frequency	-	0	170	MHz
f _{PCLK1}	Internal APB1 clock frequency	-	0	170	
f _{PCLK2}	Internal APB2 clock frequency	-	0	170	
V _{DD}	Standard operating voltage	-	1.71 ⁽¹⁾	3.6	V
V _{DDA}	Analog supply voltage	ADC or COMP used	1.62	3.6	V
		DAC 1 MSPS or DAC 15 MSPS	1.71		
		OPAMP used	2.0	3.6	
		VREFBUF used	2.4	3.6	
		ADC, DAC, OPAMP, COMP, VREFBUF not used	0		
V _{BAT}	Backup operating voltage	-	1.55	3.6	V
V _{IN}	I/O input voltage	TT_xx	-0.3	V _{DD} +0.3	V
		FT_c I/O	-0.3	5	
		All I/O except TT_xx and FT_c	-0.3	MIN(MIN(V _{DD} , V _{DDA})+3.6 V, 5.5 V) ⁽²⁾⁽³⁾	
P _D	Power dissipation	See Section 6.10: Thermal characteristics for application appropriate thermal resistance and package. Power dissipation is then calculated according ambient temperature (T _A) and maximum junction temperature (T _J) and selected thermal resistance.			mW
T _A	Ambient temperature for the suffix 6 version	Maximum power dissipation	-40	85	°C
		Low-power dissipation ⁽⁴⁾	-40	105	
	Ambient temperature for the suffix 3 version	Maximum power dissipation	-40	125	
		Low-power dissipation ⁽⁴⁾	-40	130	
T _J	Junction temperature range	Suffix 6 version	-40	105	°C
		Suffix 3 version	-40	130	

- When RESET is released functionality is guaranteed down to V_{BOR0} Min.
- This formula has to be applied only on the power supplies related to the IO structure described by the pin definition table. Maximum I/O input voltage is the smallest value between MIN(V_{DD}, V_{DDA})+3.6 V and 5.5V.
- For operation with voltage higher than Min (V_{DD}, V_{DDA}) +0.3 V, the internal Pull-up and Pull-Down resistors must be disabled.
- In low-power dissipation state, T_A can be extended to this range as long as T_J does not exceed T_{Jmax} (see [Section 6.10: Thermal characteristics](#)).

5.3.2 Operating conditions at power-up / power-down

The parameters given in [Table 18](#) are derived from tests performed under the ambient temperature condition summarized in [Table 17](#).

Table 18. Operating conditions at power-up / power-down

Symbol	Parameter	Conditions	Min	Max	Unit
t_{VDD}	V_{DD} rise time rate	-	0	∞	$\mu\text{s/V}$
	V_{DD} fall time rate		10	∞	
t_{VDDA}	V_{DDA} rise time rate	-	0	∞	$\mu\text{s/V}$
	V_{DDA} fall time rate		10	∞	

5.3.3 Embedded reset and power control block characteristics

The parameters given in [Table 19](#) are derived from tests performed under the ambient temperature conditions summarized in [Table 17: General operating conditions](#).

Table 19. Embedded reset and power control block characteristics

Symbol	Parameter	Conditions ⁽¹⁾	Min	Typ	Max	Unit
$t_{RSTTEMPO}^{(2)}$	Reset temporization after BOR0 is detected	V_{DD} rising	-	250	400	μs
$V_{BOR0}^{(2)}$	Brown-out reset threshold 0	Rising edge	1.62	1.66	1.7	V
		Falling edge	1.6	1.64	1.69	
V_{BOR1}	Brown-out reset threshold 1	Rising edge	2.06	2.1	2.14	V
		Falling edge	1.96	2	2.04	
V_{BOR2}	Brown-out reset threshold 2	Rising edge	2.26	2.31	2.35	V
		Falling edge	2.16	2.20	2.24	
V_{BOR3}	Brown-out reset threshold 3	Rising edge	2.56	2.61	2.66	V
		Falling edge	2.47	2.52	2.57	
V_{BOR4}	Brown-out reset threshold 4	Rising edge	2.85	2.90	2.95	V
		Falling edge	2.76	2.81	2.86	
V_{PVD0}	Programmable voltage detector threshold 0	Rising edge	2.1	2.15	2.19	V
		Falling edge	2	2.05	2.1	
V_{PVD1}	PVD threshold 1	Rising edge	2.26	2.31	2.36	V
		Falling edge	2.15	2.20	2.25	
V_{PVD2}	PVD threshold 2	Rising edge	2.41	2.46	2.51	V
		Falling edge	2.31	2.36	2.41	
V_{PVD3}	PVD threshold 3	Rising edge	2.56	2.61	2.66	V
		Falling edge	2.47	2.52	2.57	

Table 19. Embedded reset and power control block characteristics (continued)

Symbol	Parameter	Conditions ⁽¹⁾	Min	Typ	Max	Unit
V _{PVD4}	PVD threshold 4	Rising edge	2.69	2.74	2.79	V
		Falling edge	2.59	2.64	2.69	
V _{PVD5}	PVD threshold 5	Rising edge	2.85	2.91	2.96	V
		Falling edge	2.75	2.81	2.86	
V _{PVD6}	PVD threshold 6	Rising edge	2.92	2.98	3.04	V
		Falling edge	2.84	2.90	2.96	
t _{PVD_STUP}	PVD startup time	-	-	-	8	μs
V _{hyst_BORH0}	Hysteresis voltage of BORH0	Hysteresis in continuous mode	-	20	-	mV
		Hysteresis in other mode	-	30	-	
V _{hyst_BOR_PVD}	Hysteresis voltage of BORH (except BORH0) and PVD	-	-	100	-	mV
I _{DD} (BOR_PVD) ⁽²⁾	BOR ⁽³⁾ (except BOR0) and PVD consumption from V _{DD}	-	-	1.1	1.6	μA
V _{PVM1}	V _{DDA} peripheral voltage monitoring (COMP/ADC)	Rising edge	1.61	1.65	1.69	V
		Falling edge	1.6	1.64	1.68	
V _{PVM2}	V _{DDA} peripheral voltage monitoring (OPAMP/DAC)	Rising edge	1.78	1.82	1.86	V
		Falling edge	1.77	1.81	1.85	
V _{hyst_PVM1}	PVM1 hysteresis	-	-	10	-	mV
V _{hyst_PVM2}	PVM2 hysteresis	-	-	10	-	mV
I _{DD} (PVM1/PVM2) ⁽²⁾	PVM1 and PVM2 consumption from V _{DD}	-	-	2	-	μA

1. Continuous mode means Run/Sleep modes, or temperature sensor enable in Low-power run/Low-power sleep modes.
2. Guaranteed by design - Not tested in production.
3. BOR0 is enabled in all modes (except shutdown) and its consumption is therefore included in the supply current characteristics tables.


5.3.4 Embedded voltage reference

The parameters given in [Table 20](#) are derived from tests performed under the ambient temperature and supply voltage conditions summarized in [Table 17: General operating conditions](#).

Table 20. Embedded internal voltage reference

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{REFINT}	Internal reference voltage	$-40\text{ }^{\circ}\text{C} < T_A < +130\text{ }^{\circ}\text{C}$	1.182	1.212	1.232	V
$t_{S_vrefint}^{(1)}$	ADC sampling time when reading the internal reference voltage	-	4 ⁽²⁾	-	-	μs
$t_{start_vrefint}$	Start time of reference voltage buffer when ADC is enable	-	-	8	12 ⁽²⁾	μs
$I_{DD}(V_{REFINTBUF})$	V_{REFINT} buffer consumption from V_{DD} when converted by ADC	-	-	12.5	20 ⁽²⁾	μA
ΔV_{REFINT}	Internal reference voltage spread over the temperature range	$V_{DD} = 3\text{ V}$	-	5	7.5 ⁽²⁾	mV
T_{Coff}	Average temperature coefficient	$-40\text{ }^{\circ}\text{C} < T_A < +130\text{ }^{\circ}\text{C}$	-	30	50 ⁽²⁾	ppm/ $^{\circ}\text{C}$
A_{Coff}	Long term stability	1000 hours, $T = 25\text{ }^{\circ}\text{C}$	-	300	1000 ⁽²⁾	ppm
V_{DDCoff}	Average voltage coefficient	$3.0\text{ V} < V_{DD} < 3.6\text{ V}$	-	250	1200 ⁽²⁾	ppm/V
V_{REFINT_DIV1}	1/4 reference voltage	-	24	25	26	% V_{REFINT}
V_{REFINT_DIV2}	1/2 reference voltage		49	50	51	
V_{REFINT_DIV3}	3/4 reference voltage		74	75	76	

1. The shortest sampling time is determined in the application by multiple iterations.
2. Guaranteed by design - Not tested in production.

Figure 18. V_{REFINT} versus temperature

5.3.5 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code

The current consumption is measured as described in [Figure 17: Current consumption measurement](#).

Typical and maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in analog input mode
- All peripherals are disabled except when explicitly mentioned
- The flash memory access time is adjusted with the minimum wait states number, depending on the f_{HCLK} frequency (refer to the table “number of wait states according to CPU clock (HCLK) frequency” available in the reference manual RM0440 “STM32G4 Series advanced Arm®-based 32-bit MCUs”).
- When the peripherals are enabled $f_{PCLK} = f_{HCLK}$
- The voltage scaling Range 1 is adjusted to f_{HCLK} frequency as follows:
 - Voltage Range 1 Boost mode for $150 \text{ MHz} < f_{HCLK} \leq 170 \text{ MHz}$
 - Voltage Range 1 Normal mode for $26 \text{ MHz} < f_{HCLK} \leq 150 \text{ MHz}$

The parameters given in [Table 26](#) to [Table 33](#) are derived from tests performed under ambient temperature and supply voltage conditions summarized in [Table 17: General operating conditions](#).

Table 21. Current consumption in Run and Low-power run modes, code with data processing running from Flash in single Bank, ART enable (Cache ON Prefetch OFF)

Symbol	Parameter	Condition		f_{HCLK}	Typ					Max					Unit
		-	Voltage scaling		25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	
IDD (Run)	Supply current in Run mode	$f_{HCLK} = f_{HSE}$ up to 48 MHz included, bypass mode PLL ON above 48 MHz all peripherals disable	Range 2	26 MHz	3.55	3.80	4.40	5.35	6.85	3.80	4.60	7.10	11.0	16.0	mA
				16 MHz	2.25	2.45	3.10	4.00	5.50	2.60	3.40	5.90	9.00	15.0	
				8 MHz	1.25	1.45	2.05	2.95	4.45	1.60	2.50	4.90	8.00	14.0	
				4 MHz	0.715	0.915	1.50	2.40	3.90	1.10	2.00	4.40	7.50	13.0	
				2 MHz	0.445	0.645	1.25	2.15	3.60	0.850	1.70	4.10	7.20	13.0	
				1 MHz	0.310	0.510	1.10	2.00	3.50	0.720	1.60	4.00	7.10	13.0	
				100 KHz	0.195	0.390	0.990	1.90	3.35	0.600	1.40	3.90	7.00	13.0	
			Range 1 Boost mode	170 MHz	26.5	27.0	28.0	29.5	31.5	28.0	29.0	33.0	38.0	45.0	
			Range 1	150 MHz	22.0	22.0	23.0	24.5	26.5	23.0	24.0	28.0	32.0	38.0	
				120 MHz	17.5	18.0	19.0	20.0	22.0	19.0	20.0	23.0	27.0	34.0	
				80 MHz	12.0	12.0	13.0	14.5	16.0	13.0	14.0	18.0	22.0	28.0	
				72 MHz	10.5	11.0	12.0	13.0	15.0	12.0	13.0	16.0	20.0	27.0	
				64 MHz	9.55	9.90	11.0	12.0	14.0	11.0	12.0	15.0	19.0	26.0	
				48 MHz	7.65	8.05	8.95	10.0	12.0	7.80	9.20	13.0	17.0	24.0	
				32 MHz	5.25	5.55	6.40	7.60	9.40	5.60	6.80	11.0	15.0	21.0	
				24 MHz	3.90	4.20	5.00	6.15	7.95	4.40	5.70	8.90	13.0	20.0	
				16 MHz	2.70	3.00	3.75	4.90	6.70	3.30	4.50	7.70	12.0	19.0	

Table 21. Current consumption in Run and Low-power run modes, code with data processing running from Flash in single Bank, ART enable (Cache ON Prefetch OFF) (continued)

Symbol	Parameter	Condition		f_{HCLK}	Typ					Max					Unit
		-	Voltage scaling		25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	
IDD (LPRun)	Supply current in Low-power run mode	$f_{HCLK} = f_{HSE}$ all peripherals disable		2 MHz	390	590	1200	2000	3500	990	2000	4900	8600	15000	μA
				1 MHz	240	440	1050	1850	3350	840	1800	4700	8400	15000	
				250 KHz	130	330	940	1700	3250	690	1700	4700	8400	15000	
				62.5 KHz	100	300	915	1700	3200	670	1700	4700	8400	15000	
		$f_{HCLK} = f_{HSI} / HPRE$ all peripherals disable		2 MHz	815	1000	1600	2400	3950	1500	2600	5400	9300	16000	
				1 MHz	695	890	1500	2300	3800	1400	2400	5300	9100	15000	
				250 KHz	605	800	1400	2200	3750	1300	2200	5200	9000	15000	
				62.5 KHz	580	775	1400	2200	3700	1200	2300	5200	9000	15000	



**Table 22. Current consumption in Run and Low-power run modes,
code with data processing running from SRAM1**

Symbol	Parameter	Condition		f _{HCLK}	Typ					Max					Unit
		-	Voltage scaling		25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	
IDD (Run)	Supply current in Run mode	f _{HCLK} = f _{HSE} up to 48 MHz included, bypass mode PLL ON above 48 MHz all peripherals disable	Range 2	26 MHz	3.15	3.40	4.05	4.95	6.50	3.40	4.30	6.70	9.80	15.0	mA
				16 MHz	2.00	2.25	2.85	3.75	5.30	2.40	3.20	5.60	8.80	14.0	
				8 MHz	1.10	1.30	1.95	2.85	4.35	1.50	2.30	4.70	7.90	13.0	
				4 MHz	0.650	0.855	1.45	2.35	3.90	0.970	1.90	4.30	7.40	13.0	
				2 MHz	0.415	0.615	1.20	2.10	3.65	0.750	1.70	4.10	7.20	13.0	
				1 MHz	0.295	0.495	1.10	2.00	3.50	0.640	1.50	3.90	7.10	13.0	
				100 KHz	0.190	0.385	0.985	1.90	3.40	0.530	1.40	3.80	7.00	12.0	
			Range 1 Boost mode	170 MHz	23.5	24.0	25.0	26.5	28.5	25.0	26.0	30.0	35.0	42.0	
			Range 1	150 MHz	19.5	19.5	20.5	22.0	24.0	20.0	22.0	25.0	29.0	36.0	
				120 MHz	15.5	16.0	17.0	18.0	20.0	17.0	18.0	21.0	25.0	32.0	
				80 MHz	10.5	11.0	11.5	13.0	15.0	12.0	13.0	16.0	20.0	27.0	
				72 MHz	9.50	9.85	10.5	12.0	14.0	11.0	12.0	15.0	19.0	26.0	
				64 MHz	8.50	8.85	9.65	11.0	12.5	9.00	11.0	14.0	18.0	25.0	
				48 MHz	6.85	7.25	8.10	9.30	11.0	7.00	8.40	12.0	16.0	23.0	
				32 MHz	4.70	5.05	5.85	7.00	8.90	5.10	6.30	9.50	14.0	21.0	
				24 MHz	3.50	3.80	4.60	5.75	7.60	4.00	5.30	8.50	13.0	19.0	
				16 MHz	2.45	2.70	3.50	4.60	6.45	3.00	4.20	7.40	12.0	18.0	

**Table 22. Current consumption in Run and Low-power run modes,
code with data processing running from SRAM1 (continued)**

Symbol	Parameter	Condition		f_{HCLK}	Typ					Max					Unit
		-	Voltage scaling		25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	
IDD (LPRun)	Supply current in Low-power run mode	$f_{HCLK} = f_{HSE}$ all peripherals disable		2 MHz	350	550	1150	1950	3450	840	1900	5000	8700	15000	μA
				1 MHz	220	420	1050	1850	3450	710	1800	4800	8700	15000	
				250 KHz	120	320	930	1750	3350	610	1800	4500	8700	15000	
				62.5 KHz	93.0	290	905	1750	3300	580	1800	4600	8400	15000	
		$f_{HCLK} = f_{HSI} / HPRE$ all peripherals disable		2 MHz	775	970	1600	2450	4000	1500	2600	5400	9200	15000	
				1 MHz	670	865	1450	2350	3900	1400	2400	5300	9200	15000	
				250 KHz	595	790	1400	2250	3850	1300	2300	5200	8900	15000	
				62.5 KHz	575	770	1400	2250	3800	1300	2300	5200	8900	15000	



Table 23. Typical current consumption in Run and Low-power run modes, with different codes running from flash memory, ART enable (Cache ON Prefetch OFF)

Symbol	Parameter	Conditions		Code	Typ 25°C	Unit	Typ 25°C	Unit
		-	Voltage scaling		Single bank mode		Single bank mode	
IDD (Run)	Supply current in Run mode	$f_{HCLK}=f_{HSE}$ up to 48 MHz included, bypass mode PLL ON above 48 MHz all peripherals disable	Range2 $f_{HCLK}=26\text{MHz}$	Pseudo-dhrystone ⁽¹⁾	3.55	mA	137	$\mu\text{A}/\text{MHz}$
				Coremark	3.60		138	
				Dhrystone2.1	3.55		137	
				Fibonacci	3.75		144	
				While ⁽¹⁾	3.10		119	
			Range 1 $f_{HCLK}=150\text{ MHz}$	Pseudo-dhrystone ⁽¹⁾	22.0	mA	147	$\mu\text{A}/\text{MHz}$
				Coremark	21.5		143	
				Dhrystone2.1	22.0		147	
				Fibonacci	23.0		153	
				While ⁽¹⁾	19.0		127	
			Range 1 Boost mode $f_{HCLK}=170\text{ MHz}$	Pseudo-dhrystone ⁽¹⁾	26.5	mA	156	$\mu\text{A}/\text{MHz}$
				Coremark	26.5		156	
				Dhrystone2.1	26.5		156	
				Fibonacci	27.5		162	
				While ⁽¹⁾	23.0		135	
I _{DD} (LPRun)	Supply current in Low-power run	SYSCLK source is HSI $f_{HCLK}=2\text{ MHz}$ all peripherals disable		Pseudo-dhrystone ⁽¹⁾	815	μA	408	$\mu\text{A}/\text{MHz}$
				Coremark	840		420	
				Dhrystone2.1	835		418	
				Fibonacci	850		425	
				While ⁽¹⁾	795		398	

1. Reduced code used for characterization results provided in [Table 21](#).

Table 24. Typical current consumption in Run and Low-power run modes, with different codes running from SRAM1

Symbol	Parameter	Conditions		Code	Typ 25°C	Unit	Typ 25°C	Unit
		-	Voltage scaling		Single bank mode		Single bank mode	
IDD (Run)	Supply current in Run mode	$f_{HCLK} = f_{HSE}$ up to 48 MHz included, bypass mode PLL ON above 48 MHz All peripherals disable	Range2 $f_{HCLK}=26$ MHz	Pseudo-dhrystone	3.15	mA	121	$\mu A/MHz$
				Coremark	3.25	mA	125	
				Dhrystone2.1	3.15	mA	121	
				Fibonacci	3.15	mA	121	
				While ⁽¹⁾	3.25	mA	125	
			Range 1 $f_{HCLK}= 150$ MHz	Pseudo-dhrystone	19.5	mA	130	$\mu A/MHz$
				Coremark	20.0	mA	133	
				Dhrystone2.1	19.5	mA	130	
				Fibonacci	20.0	mA	133	
				While ⁽¹⁾	17.0	mA	113	
			Range 1 Boost mode $f_{HCLK}= 170$ MHz	Pseudo-dhrystone	23.5	mA	138	$\mu A/MHz$
				Coremark	24.5	mA	144	
				Dhrystone2.1	23.5	mA	138	
				Fibonacci	24.0	mA	141	
				While ⁽¹⁾	21.0	mA	124	
IDD (LPRun)	Supply current in Low-power run	SYSCLK source is HSI $f_{HCLK} = 2$ MHz all peripherals disable		Pseudo-dhrystone	775	μA	388	$\mu A/MHz$
				Coremark	815	μA	408	
				Dhrystone2.1	800	μA	400	
				Fibonacci	805	μA	403	
				While ⁽¹⁾	770	μA	385	

1. Reduced code used for characterization results provided in [Table 21](#).



Table 25. Typical current consumption in Run and Low-power run modes, with different codes running from SRAM2

Symbol	Parameter	Conditions		Code	Typ 25°C	Unit	Typ 25°C	Unit
		-	Voltage scaling		Single bank mode		Single bank mode	
IDD (Run)	Supply current in Run mode	$f_{HCLK} = f_{HSE}$ up to 48 MHz included, bypass mode PLL ON above 48 MHz all peripherals disable	Range2 $f_{HCLK}=26$ MHz	Pseudo-dhrystone	2.55	mA	98	$\mu A/MHz$
				Coremark	2.65	mA	102	
				Dhrystone2.1	2.55	mA	98	
				Fibonacci	2.45	mA	94	
				While ⁽¹⁾	2.35	mA	90	
			Range 1 $f_{HCLK}= 150$ MHz	Pseudo-dhrystone	15.0	mA	100	$\mu A/MHz$
				Coremark	15.5	mA	103	
				Dhrystone2.1	15.0	mA	100	
				Fibonacci	14.5	mA	97	
				While ⁽¹⁾	13.5	mA	90	
			Range 1 Boost mode $f_{HCLK}= 170$ MHz	Pseudo-dhrystone	18.0	mA	106	$\mu A/MHz$
				Coremark	19.0	mA	112	
				Dhrystone2.1	18.0	mA	106	
				Fibonacci	17.5	mA	103	
				While ⁽¹⁾	16.5	mA	97	
IDD (LPRun)	Supply current in Low-power run	SYSCLK source is HSI $f_{HCLK} = 2$ MHz all peripherals disable		Pseudo-dhrystone	720	μA	360	$\mu A/MHz$
				Coremark	760	μA	380	
				Dhrystone2.1	745	μA	373	
				Fibonacci	735	μA	368	
				While ⁽¹⁾	725	μA	363	

1. Reduced code used for characterization results provided in [Table 21](#).

Table 26. Typical current consumption in Run and Low-power run modes, with different codes running from CCM

Symbol	Parameter	Conditions		Code	Typ 25°C	Unit	Typ 25°C	Unit
		-	Voltage scaling		Single bank mode		Single bank mode	
IDD (Run)	Supply current in Run mode	$f_{HCLK} = f_{HSE}$ up to 48 MHz included, bypass mode PLL ON above 48 MHz all peripherals disable	Range2 $f_{HCLK}=26$ MHz	Pseudo-dhrystone	3.10	mA	119	$\mu A/MHz$
				Coremark	3.35	mA	129	
				Dhrystone2.1	3.10	mA	119	
				Fibonacci	3.55	mA	137	
				While ⁽¹⁾	3.40	mA	131	
			Range 1 $f_{HCLK}= 150$ MHz	Pseudo-dhrystone	18.5	mA	123	$\mu A/MHz$
				Coremark	20.5	mA	137	
				Dhrystone2.1	18.5	mA	123	
				Fibonacci	22.0	mA	147	
				While ⁽¹⁾	21.0	mA	140	
			Range 1 Boost mode $f_{HCLK}= 170$ MHz	Pseudo-dhrystone	22.5	mA	132	$\mu A/MHz$
				Coremark	25.0	mA	147	
				Dhrystone2.1	22.5	mA	132	
				Fibonacci	27.0	mA	159	
				While ⁽¹⁾	25.5	mA	150	
IDD (LPRun)	Supply current in Low-power run	SYSCLK source is HSI $f_{HCLK} = 2$ MHz all peripherals disable		Pseudo-dhrystone	770	μA	385	$\mu A/MHz$
				Coremark	820	μA	410	
				Dhrystone2.1	790	μA	395	
				Fibonacci	830	μA	415	
				While ⁽¹⁾	820	μA	410	

1. Reduced code used for characterization results provided in [Table 21](#).



Table 27. Current consumption in Sleep and Low-power sleep mode Flash ON

Symbol	Parameter	Condition		f _{HCLK}	Typ					Max					Unit
		-	Voltage scaling		25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	
IDD (Sleep)	Supply current in Sleep mode	f _{HCLK} = f _{HSE} up to 48 MHz included, bypass mode PLL ON above 48 MHz all peripherals disable	Range 2	26 MHz	1.20	1.40	2.05	2.95	4.45	1.50	2.30	4.70	7.80	13.0	mA
				16 MHz	0.790	1.00	1.60	2.50	4.00	1.20	2.00	4.40	7.50	13.0	
				8 MHz	0.500	0.705	1.30	2.20	3.70	0.800	1.70	4.10	7.20	13.0	
				4 MHz	0.345	0.545	1.15	2.05	3.50	0.670	1.60	4.00	7.10	13.0	
				2 MHz	0.265	0.460	1.05	1.95	3.45	0.600	1.50	3.90	7.00	13.0	
				1 MHz	0.220	0.420	1.00	1.90	3.40	0.560	1.50	3.90	7.00	13.0	
				100 KHz	0.185	0.380	0.980	1.85	3.35	0.530	1.40	3.80	6.90	12.0	
			Range 1 Boost mode	170 MHz	6.45	6.80	7.70	8.95	11.0	7.30	8.70	13.0	17.0	24.0	
			Range 1	150 MHz	5.35	5.65	6.50	7.65	9.45	6.10	7.30	11.0	15.0	22.0	
				120 MHz	4.40	4.70	5.50	6.60	8.45	5.10	6.30	9.50	14.0	20.0	
				80 MHz	3.10	3.35	4.15	5.25	7.10	3.70	4.90	8.20	13.0	19.0	
				72 MHz	2.80	3.10	3.90	5.00	6.80	3.50	4.70	7.90	12.0	19.0	
				64 MHz	2.55	2.85	3.60	4.75	6.55	3.20	4.40	7.60	12.0	19.0	
				48 MHz	2.40	2.75	3.55	4.70	6.50	2.70	3.80	7.00	12.0	18.0	
				32 MHz	1.70	2.05	2.85	3.95	5.75	2.10	3.30	6.50	11.0	17.0	
				24 MHz	1.25	1.55	2.35	3.45	5.25	1.80	3.00	6.20	11.0	17.0	
				16 MHz	0.930	1.20	2.00	3.10	4.85	1.50	2.70	5.90	9.90	17.0	

Table 27. Current consumption in Sleep and Low-power sleep mode Flash ON (continued)

Symbol	Parameter	Condition		f _{HCLK}	Typ					Max					Unit
		-	Voltage scaling		25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	
IDD (LPSleep)	Supply current in Low-power sleep mode	f _{HCLK} = f _{HSE} all peripherals disable		2 MHz	180	385	1000	1750	3300	1500	2500	5400	9000	15000	µA
				1 MHz	135	335	950	1850	3450	1000	2100	5000	8700	15000	
				250 KHz	100	300	915	1800	3400	600	1700	4700	8200	15000	
				62.5 KHz	92.5	295	905	1800	3400	590	1600	4100	7400	13000	
		f _{HCLK} = f _{HSI} / HPRE all peripherals disable		2 MHz	600	795	1400	2300	3900	1300	2300	5300	8800	15000	
				1 MHz	585	785	1400	2300	3900	1300	2300	5300	8800	15000	
				250 KHz	575	775	1400	2250	3900	1300	2300	5300	8800	15000	
				62.5 KHz	575	770	1400	2250	3900	1300	2300	5300	8800	15000	

Table 28. Current consumption in low-power sleep modes, Flash in power-down

Symbol	Parameter	Condition		f _{HCLK}	Typ					Max					Unit
		-	Voltage scaling		25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	
IDD (LPSleep)	Supply current in low-power sleep mode	f _{HCLK} = f _{HSE} all peripherals disable		2 MHz	175	380	990	1750	3300	670	1700	4800	8500	15000	µA
				1 MHz	130	330	945	1850	3450	620	1700	4700	8300	15000	
				250 KHz	95.5	295	905	1800	3400	590	1700	4500	8300	15000	
				62.5 KHz	87.0	285	895	1800	3400	530	1400	3800	6900	12000	
		f _{HCLK} = f _{HSI} all peripherals disable		2 MHz	595	790	1400	2300	3900	1300	2300	5200	9000	15000	
				1 MHz	580	775	1400	2300	3900	1300	2300	5200	9000	15000	
				250 KHz	570	765	1350	2250	3850	1300	2200	5200	8800	15000	
				62.5 KHz	570	765	1350	2250	3850	1000	1900	4300	7400	13000	

Table 29. Current consumption in Stop 1 mode

Symbol	Parameter	Conditions		Typ					Max ⁽¹⁾					Unit
		-	V _{DD}	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	
IDD (Stop 1)	Supply current in Stop 1 mode, RTC disabled	RTC disabled	1.8 V	64.5	250	800	1600	3000	440	1000	3400	6300	11000	μA
			2.4 V	67.5	250	805	1600	3050	440	1000	3500	6400	11000	
			3.0 V	68.0	250	805	1650	3100	440	1000	3500	6400	12000	
			3.6 V	68.5	250	810	1650	3100	440	1200	3500	6400	12000	
IDD (Stop 1 with RTC)	Supply current in Stop 1 mode, RTC enabled	RTC clocked by LSI	1.8 V	65.5	250	800	1600	3000	440	1000	3400	6300	11000	
			2.4 V	67.5	250	805	1600	3050	440	1000	3500	6400	11000	
			3.0 V	68.5	250	805	1650	3100	440	1200	3500	6400	12000	
			3.6 V	69.0	250	815	1650	3100	450	1200	3500	6400	12000	
		RTC clocked by LSE bypassed at 32768 Hz	1.8 V	65.5	250	800	1600	3000	-	-	-	-	-	
			2.4 V	67.5	250	805	1600	3050	-	-	-	-	-	
			3.0 V	68.5	250	805	1650	3100	-	-	-	-	-	
			3.6 V	69.0	250	810	1650	3100	-	-	-	-	-	
		RTC clocked by LSE quartz in low drive mode at 32768 Hz	1.8 V	56.5	215	700	1450	-	-	-	-	-	-	
			2.4 V	57.0	215	705	1450	-	-	-	-	-	-	
			3.0 V	57.0	215	710	1450	-	-	-	-	-	-	
			3.6 V	58.0	220	715	1450	-	-	-	-	-	-	
IDD (Stop 1 with RTC)	Supply current during wakeup from Stop 1 mode	Wakeup clock is HSI = 16 MHz,	3.0 V	1.70	-	-	-	-	-	-	-	-	-	mA
		Wakeup clock is HSI = 4 MHz, (HPRE divider=4), voltage Range 2	3.0 V	1.25	-	-	-	-	-	-	-	-	-	

1. Guaranteed by characterization results, unless otherwise specified.

Table 30. Current consumption in Stop 0 mode

Symbol	Parameter	Conditions		Typ					Max ⁽¹⁾					Unit
		-	V _{DD}	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	
IDD(Stop 0)	Supply current in Stop 0 mode, RTC disabled	-	1.8 V	170	365	955	1800	3350	570	1400	3800	6900	12000	μA
			2.4 V	170	365	955	1800	3350	570	1400	3800	6900	12000	
			3 V	175	370	960	1850	3350	580	1400	3800	6900	12000	
			3.6 V	175	370	960	1850	3400	580	1400	3800	6900	12000	

1. Guaranteed by characterization results, unless otherwise specified.

Table 31. Current consumption in Standby mode

Symbol	Parameter	Conditions		Typ					Max ⁽¹⁾					Unit
		-	V _{DD}	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	
IDD (Standby)	Supply current in Standby mode (backup registers retained), RTC disabled	No independent watchdog	1.8 V	105	325	1650	4750	12500	190	500	2900	7800	21000	nA
			2.4 V	115	370	1900	5500	14500	210	570	3200	8800	23000	
			3 V	130	430	2250	6400	17000	230	670	3700	10000	26000	
			3.6 V	180	560	2700	7600	20000	330	890	4400	12000	30000	
		With independent watchdog	1.8 V	285	-	-	-	-	-	-	-	-	-	
			2.4 V	335	-	-	-	-	-	-	-	-	-	
			3 V	395	-	-	-	-	-	-	-	-	-	
			3.6 V	495	-	-	-	-	-	-	-	-	-	



Table 31. Current consumption in Standby mode (continued)

Symbol	Parameter	Conditions		Typ					Max ⁽¹⁾					Unit
		-	V _{DD}	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	
I _{DD} (Standby with RTC)	Supply current in Standby mode (backup registers retained), RTC enabled	RTC clocked by LSI, no independent watchdog	1.8 V	435	660	2000	5050	12500	530	850	3200	8100	21000	nA
			2.4 V	545	810	2350	5900	15000	650	1200	3700	9200	24000	
			3 V	675	985	2750	6900	17500	800	1400	4200	11000	27000	
			3.6 V	855	1250	3350	8250	20500	1100	1700	5100	13000	31000	
		RTC clocked by LSI, with independent watchdog	1.8 V	470	-	-	-	-	-	-	-	-	-	
			2.4 V	600	-	-	-	-	-	-	-	-	-	
			3 V	735	-	-	-	-	-	-	-	-	-	
			3.6 V	935	-	-	-	-	-	-	-	-	-	
		RTC clocked by LSE bypassed at 32768 Hz	1.8 V	320	540	1900	4950	12500	-	-	-	-	-	nA
			2.4 V	410	670	2250	5850	15000	-	-	-	-	-	
			3 V	530	830	2650	6800	17500	-	-	-	-	-	
			3.6 V	695	1100	3200	8150	20500	-	-	-	-	-	
		RTC clocked by LSE quartz ⁽²⁾ in low drive mode	1.8 V	455	670	1950	4500	11500	-	-	-	-	-	
			2.4 V	565	810	2300	5250	13500	-	-	-	-	-	
			3 V	705	1000	2700	6100	15500	-	-	-	-	-	
			3.6 V	900	1250	3300	7250	18500	-	-	-	-	-	
I _{DD} (SRAM2) ⁽³⁾	Supply current to be added in Standby mode when SRAM2 is retained	-	1.8 V	340	1125	4250	9750	20500	-	-	-	-	-	nA
			2.4 V	340	1130	4250	10000	21000	-	-	-	-	-	
			3 V	340	1120	4250	9600	21000	-	-	-	-	-	
			3.6 V	345	1140	4250	9900	21500	-	-	-	-	-	

Table 31. Current consumption in Standby mode (continued)

Symbol	Parameter	Conditions		Typ					Max ⁽¹⁾					Unit
		-	V _{DD}	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	
I _{DD} (wakeup from Standby)	Supply current during wakeup from Standby mode	Wakeup clock is HSI16 = 16 MHz ⁽⁴⁾		3.0	2.3	-	-	-	-	-	-	-	-	mA

1. Guaranteed by characterization results, unless otherwise specified.
2. Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors.
3. The supply current in Standby with SRAM2 mode is: I_{DD_ALL}(Standby) + I_{DD_ALL}(SRAM2). The supply current in Standby with RTC with SRAM2 mode is: I_{DD_ALL}(Standby + RTC) + I_{DD_ALL}(SRAM2).
4. Wakeup with code execution from Flash. Average value given for a typical wakeup time as specified in [Table 35: Low-power mode wakeup timings](#).

Table 32. Current consumption in Shutdown mode

Symbol	Parameter	Conditions		Typ					Max ⁽¹⁾					Unit
		-	V _{DD}	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	
I _{DD} (Shutdown)	Supply current in Shutdown mode (backup registers retained) RTC disabled	-	1.8 V	26.0	160	1050	3350	9800	51.0	320	2200	6300	18000	nA
			2.4 V	28.0	195	1200	3900	11500	66.0	370	2400	7000	20000	
			3 V	42.0	230	1450	4550	13500	89.0	450	2800	8000	22000	
			3.6 V	69.0	335	1850	5500	15500	170	630	3400	9500	26000	

Table 32. Current consumption in Shutdown mode (continued)

Symbol	Parameter	Conditions		Typ					Max ⁽¹⁾					Unit
		-	V _{DD}	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	
IDD (Shutdown with RTC)	Supply current in Shutdown mode (backup registers retained) RTC enabled	RTC clocked by LSE bypassed at 32768 Hz	1.8 V	230	370	1250	3550	10000	-	-	-	-	-	nA
			2.4 V	330	495	1550	4200	11500	-	-	-	-	-	
			3 V	440	640	1850	4950	13500	-	-	-	-	-	
			3.6 V	595	855	2350	6050	16500	-	-	-	-	-	
		RTC clocked by LSE quartz ⁽²⁾ in low drive mode	1.8 V	370	510	1350	3550	-	-	-	-	-	-	
			2.4 V	470	640	1650	4200	-	-	-	-	-	-	
			3 V	615	810	2000	5000	-	-	-	-	-	-	
			3.6 V	805	1050	2500	6100	-	-	-	-	-	-	
IDD(wakeup from Shutdown)	Supply current during wakeup from Shutdown mode	Wakeup clock is HSI16 = 16 MHz ⁽³⁾	3 V	1.60	-	-	-	-	-	-	-	-	-	mA

1. Guaranteed by characterization results, unless otherwise specified.

2. Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors.

3. Wakeup with code execution from Flash. Average value given for a typical wakeup time as specified in [Table 35: Low-power mode wakeup timings](#).

Table 33. Current consumption in VBAT mode

Symbol	Parameter	Conditions		Typ					Max ⁽¹⁾					Unit
		-	V _{BAT}	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	
IDD(VBAT)	Backup domain supply current	RTC disabled	1.8 V	4.00	31.0	220	680	1950	-	-	-	-	-	nA
			2.4 V	5.00	41.0	255	780	2250	-	-	-	-	-	
			3 V	7.00	45.0	300	910	2600	-	-	-	-	-	
			3.6 V	13.0	66.0	370	1100	3000	-	-	-	-	-	
		RTC enabled and clocked by LSE bypassed at 32768 Hz	1.8 V	215	245	435	895	-	-	-	-	-	-	
			2.4 V	300	340	555	1100	-	-	-	-	-	-	
			3 V	405	445	695	1300	-	-	-	-	-	-	
			3.6 V	530	575	865	1600	-	-	-	-	-	-	
		RTC enabled and clocked by LSE quartz ⁽²⁾	1.8 V	355	395	580	785	2050	-	-	-	-	-	
			2.4 V	460	500	720	890	2350	-	-	-	-	-	
			3 V	585	635	890	1000	2650	-	-	-	-	-	
			3.6 V	735	800	1100	1200	3100	-	-	-	-	-	

1. Guaranteed by characterization results, unless otherwise specified.

2. Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors.

I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in [Table 53: I/O static characteristics](#).

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC, OPAMP, and COMP input pins which should be configured as analog inputs.

Caution: Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This is done either by using pull-up/down resistors or by configuring the pins in output mode.

I/O dynamic current consumption

In addition to the internal peripheral current consumption measured previously (see [Table 35: Low-power mode wakeup timings](#)), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the I/O supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DDIO} \times f_{SW} \times C$$

where

I_{SW} is the current sunk by a switching I/O to charge/discharge the capacitive load

V_{DD} is the I/O supply voltage

f_{SW} is the I/O switching frequency

C is the total capacitance seen by the I/O pin: $C = C_{INT} + C_{EXT} + C_S$

C_S is the PCB board capacitance including the pad pin.

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.

On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in [Table 34](#). The MCU is placed under the following conditions:

- All I/O pins are in Analog mode
- The given value is calculated by measuring the difference of the current consumptions:
 - when the peripheral is clocked on
 - when the peripheral is clocked off
- Ambient operating temperature and supply voltage conditions summarized in [Table 14: Voltage characteristics](#)
- The power consumption of the digital part of the on-chip peripherals is given in [Table 34](#). The power consumption of the analog part of the peripherals (where applicable) is indicated in each related section of the datasheet.

Table 34. Peripheral current consumption

BUS	Peripheral	Range 1 Boost Mode	Range 1	Range 2	Low-power run and sleep	Unit
AHB	Bus Matrix	0.56	0.49	0.38	1.58	μA/MHz
	QUADSPI clock domain	3.94	3.67	3.03	3.44	
	QUADSPI independent clock domain	0.38	0.37	0.25	0.46	
AHB1	DMA1	3.16	2.94	2.39	2.81	μA/MHz
	DMA2	3.48	3.22	2.64	2.95	
	DMAMUX	6.73	6.26	5.17	5.96	
	CORDIC	1.17	1.10	0.89	1.10	
	FMAC	3.82	3.55	2.99	3.45	
	FLASH	4.88	4.53	3.73	4.38	
	SRAM1	0.39	0.35	0.33	0.35	

Table 34. Peripheral current consumption (continued)

BUS	Peripheral	Range 1 Boost Mode	Range 1	Range 2	Low-power run and sleep	Unit
AHB2	CRC	0.90	0.84	0.68	1.02	$\mu\text{A}/\text{MHz}$
	GPIOA	0.60	0.56	0.43	0.46	
	GPIOB	0.59	0.55	0.44	0.58	
	GPIOC	0.65	0.61	0.52	0.52	
	GIOD	0.52	0.48	0.41	0.62	
	GPIOE	0.59	0.55	0.44	0.71	
	GPIOF	0.61	0.56	0.48	0.68	
	GPIOG	0.68	0.63	0.51	0.66	
	CCMSRAM	0.05	0.04	0.03	0.03	
	SRAM2	0.12	0.11	0.12	0.28	
	ADC12 clock domain	6.30	5.85	4.86	5.65	
	ADC12 independent clock domain	0.61	0.55	0.42	0.54	
	ADC3 clock domain	3.67	3.40	2.84	3.13	
	ADC3 independent clock domain	0.81	0.73	0.56	0.91	
	DAC1	5.24	4.86	4.05	4.70	
	DAC3	5.17	4.80	4.01	4.67	
	RNG clock domain	2.93	2.72	NA	NA	
	RNG independent clock domain	3.38	3.70	NA	NA	
APB1	TIM2	10.28	9.57	7.88	9.19	$\mu\text{A}/\text{MHz}$
	TIM3	8.30	7.72	6.36	7.40	
	TIM4	8.24	7.67	6.31	7.26	
	TIM6	2.42	2.25	1.86	2.14	
	TIM7	2.52	2.35	1.92	2.14	
	CRS	0.91	0.84	0.70	0.82	
	RTC	3.75	3.49	2.91	3.68	
	WWDG	1.14	1.06	0.88	1.22	
	SPI2	5.19	4.83	3.99	4.60	
	SPI3	5.17	4.83	3.99	4.57	
	I2S2 clock domain	3.55	3.30	2.75	3.12	
	I2S2 independent clock domain	1.64	1.53	1.24	1.48	
	I2S3 clock domain	3.55	3.31	2.75	3.29	
	I2S3 independent clock domain	1.63	1.52	1.23	1.28	

Table 34. Peripheral current consumption (continued)

BUS	Peripheral	Range 1 Boost Mode	Range 1	Range 2	Low-power run and sleep	Unit
APB1	USART2 clock domain	3.93	3.66	3.05	3.44	$\mu\text{A}/\text{MHz}$
	USART2 independent clock domain	7.56	7.05	5.81	6.84	
	USART3 clock domain	3.55	3.30	2.77	3.07	
	USART3 independent clock domain	7.76	7.23	5.95	6.98	
	UART4 clock domain	3.23	3.01	2.52	2.93	
	UART4 independent clock domain	6.28	5.85	4.81	5.41	
	UART5 clock domain	3.92	3.65	3.06	3.41	
	UART5 independent clock domain	6.35	5.92	4.86	5.77	
	I2C1 clock domain	1.91	1.79	1.50	1.53	
	I2C1 independent clock domain	4.34	4.04	3.32	4.06	
	I2C2 clock domain	1.89	1.76	1.47	1.58	
	I2C2 independent clock domain	4.07	3.80	3.11	3.60	
	USB clock domain	0.34	0.31	NA	NA	
	USB independent clock domain	3.27	3.60	NA	NA	
	FDCAN1 clock domain	21.82	20.36	16.90	18.16	
	FDCAN1 independent clock domain	3.04	2.77	2.24	3.78	
	PWR	0.88	0.81	0.69	0.72	
	I2C3 clock domain	1.79	1.67	1.41	1.54	
	I2C3 independent clock domain	5.00	4.65	3.79	4.45	
	LPTIM1 clock domain	1.74	1.62	1.37	1.61	
	LPTIM1 independent clock domain	4.90	4.56	3.72	4.22	
	LPUART1 clock domain	2.56	2.38	2.01	2.18	
	LPUART1 independent clock domain	5.07	4.71	3.86	4.62	
	UCPD1 clock domain	3.26	3.04	2.51	2.92	
	UCPD1 independent clock domain	2.36	2.57	NA	NA	

Table 34. Peripheral current consumption (continued)

BUS	Peripheral	Range 1 Boost Mode	Range 1	Range 2	Low-power run and sleep	Unit
APB2	SYSCFG/VREFBUF/COMPx/OPAMPx	1.64	1.54	1.31	1.51	$\mu\text{A}/\text{MHz}$
	TIM1	11.26	10.49	8.68	9.97	
	SPI1	2.92	2.73	2.23	2.61	
	TIM8	11.08	10.32	8.53	9.73	
	USART1 clock domain	2.94	2.74	2.30	2.34	
	USART1 independent clock domain	6.91	6.46	5.33	6.36	
	TIM15	5.82	5.44	4.49	5.18	
	TIM16	4.12	3.85	3.16	3.61	
	TIM17	3.99	3.73	3.08	3.62	
	TIM20	10.87	10.12	8.37	9.61	
	SAI1 clock domain	2.55	2.39	1.99	2.37	
	SAI1 independent clock domain	2.60	2.42	1.95	2.10	
	ALL peripherals	278	260	215	248	

5.3.6 Wakeup time from low-power modes and voltage scaling transition times

The wakeup times given in [Table 35](#) are the latency between the event and the execution of the first user instruction.

The device goes in low-power mode after the WFE (Wait For Event) instruction.

Table 35. Low-power mode wakeup timings⁽¹⁾

Symbol	Parameter	Conditions		Typ	Max	Unit
$t_{WUSLEEP}$	Wakeup time from Sleep mode to Run mode	-		11	12	Nb of CPU cycles
$t_{WULPSLEEP}$	Wakeup time from Low-power sleep mode to Low-power run mode	-		10	11	
$t_{WUSTOP0}$	Wake up time from Stop 0 mode to Run mode in Flash	Range 1	Wakeup clock HSI16 = 16 MHz	6.8	7	μs
		Range 2	Wakeup clock HSI16 = 16 MHz	18.1	18.4	
	Wake up time from Stop 0 mode to Run mode in SRAM1	Range 1	Wakeup clock HSI16 = 16 MHz	2.9	3.1	
		Range 2	Wakeup clock HSI16 = 16 MHz	2.9	3.1	
$t_{WUSTOP1}$	Wake up time from Stop 1 mode to Run in Flash	Range 1	Wakeup clock HSI16 = 16 MHz	10.4	10.8	
		Range 2	Wakeup clock HSI16 = 16 MHz	21.6	22	
	Wake up time from Stop 1 mode to Run mode in SRAM1	Range 1	Wakeup clock HSI16 = 16 MHz	6.6	6.9	
		Range 2	Wakeup clock HSI16 = 16 MHz	6.4	6.7	
	Wake up time from Stop 1 mode to Low-power run mode in Flash	Regulator in low-power mode (LPR=1 in PWR_CR1)	Wakeup clock HSI16 = 16 MHz, with HPRE = 8	31.4	37	
	Wake up time from Stop 1 mode to Low-power run mode in SRAM1			15.5	19.2	
t_{WUSTBY}	Wakeup time from Standby mode to Run mode	Range 1	Wakeup clock HSI16 = 16 MHz	24.4	29.6	
$t_{WUSTBY\ SRAM2}$	Wakeup time from Standby with SRAM2 to Run mode	Range 1	Wakeup clock HSI16 = 16 MHz	24.4	29.6	
t_{WUSHDN}	Wakeup time from Shutdown mode to Run mode	Range 1	Wakeup clock HSI16 = 16 MHz	261	305	
$t_{WULPRUN}$	Wakeup time from Low-power run mode to Run mode ⁽²⁾	Wakeup clock HSI16 = 16 MHz HPRE = 8		5	7	

1. Guaranteed by characterization results.

2. Time until REGLPF flag is cleared in PWR_SR2.

Table 36. Regulator modes transition times⁽¹⁾

Symbol	Parameter	Conditions	Typ	Max	Unit
t_{VOST}	Regulator transition time from Range 2 to Range 1 or Range 1 to Range 2 ⁽²⁾	Wakeup clock HSI16 = 16 MHz HPRE = 8	20	40	μ s

1. Evaluated by characterization - Not tested in production.

2. Time until VOSF flag is cleared in PWR_SR2.

Table 37. Wakeup time using USART/LPUART⁽¹⁾

Symbol	Parameter	Conditions	Typ	Max	Unit
$t_{WUUSART}$ $t_{WULPUART}$	Wakeup time needed to calculate the maximum USART/LPUART baudrate allowing to wakeup up from stop mode when USART/LPUART clock source is HSI16	Stop 0 mode	-	1.7	μ s
		Stop 1 mode	-	8.5	

1. Guaranteed by design - Not tested in production.

5.3.7 External clock source characteristics

High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO.


The external clock signal has to respect the I/O characteristics in [Section 5.3.14](#). However, the recommended clock input waveform is shown in [Figure 19: High-speed external clock source AC timing diagram](#).

Table 38. High-speed external user clock characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{HSE_ext}	User external clock source frequency	Voltage scaling Range 1	-	8	48	MHz
		Voltage scaling Range 2	-	8	26	
V_{HSEH}	OSC_IN input pin high level voltage	-	$0.7 V_{DD}$	-	V_{DD}	V
V_{HSEL}	OSC_IN input pin low level voltage	-	V_{SS}	-	$0.3 V_{DD}$	
$t_{w(HSEH)}$ $t_{w(HSEL)}$	OSC_IN high or low time	Voltage scaling Range 1	7	-	-	ns
		Voltage scaling Range 2	18	-	-	

1. Guaranteed by design - Not tested in production.

Figure 19. High-speed external clock source AC timing diagram



Low-speed external user clock generated from an external source

In bypass mode the LSE oscillator is switched off and the input pin is a standard GPIO.


The external clock signal has to respect the I/O characteristics in [Section 5.3.14](#). However, the recommended clock input waveform is shown in [Figure 20](#).

Table 39. Low-speed external user clock characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{LSE_ext}	User external clock source frequency	-	-	32.768	1000	kHz
V_{LSEH}	OSC32_IN input pin high level voltage	-	0.7 V_{DD}	-	V_{DD}	V
V_{LSEL}	OSC32_IN input pin low level voltage	-	V_{SS}	-	0.3 V_{DD}	
$t_{w(LSEH)}$ $t_{w(LSEL)}$	OSC32_IN high or low time	-	250	-	-	ns

1. Guaranteed by design - Not tested in production.

Figure 20. Low-speed external clock source AC timing diagram



High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 48 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in [Table 40](#). In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 40. HSE oscillator characteristics⁽¹⁾


Symbol	Parameter	Conditions ⁽²⁾	Min	Typ	Max	Unit
f_{OSC_IN}	Oscillator frequency	-	4	8	48	MHz
R_F	Feedback resistor	-	-	200	-	k Ω
$I_{DD(HSE)}$	HSE current consumption	During startup ⁽³⁾	-	-	5.5	mA
		$V_{DD} = 3\text{ V}$, $R_m = 30\ \Omega$, $CL = 10\text{ pF}@8\text{ MHz}$	-	0.44	-	
		$V_{DD} = 3\text{ V}$, $R_m = 45\ \Omega$, $CL = 10\text{ pF}@8\text{ MHz}$	-	0.45	-	
		$V_{DD} = 3\text{ V}$, $R_m = 30\ \Omega$, $CL = 5\text{ pF}@48\text{ MHz}$	-	0.68	-	
		$V_{DD} = 3\text{ V}$, $R_m = 30\ \Omega$, $CL = 10\text{ pF}@48\text{ MHz}$	-	0.94	-	
		$V_{DD} = 3\text{ V}$, $R_m = 30\ \Omega$, $CL = 20\text{ pF}@48\text{ MHz}$	-	1.77	-	
G_m	Maximum critical crystal transconductance	Startup	-	-	1.5	mA/V
$t_{SU(HSE)}^{(4)}$	Startup time	V_{DD} is stabilized	-	2	-	ms

1. Guaranteed by design - Not tested in production.
2. Resonator characteristics given by the crystal/ceramic resonator manufacturer.
3. This consumption level occurs during the first 2/3 of the $t_{SU(HSE)}$ startup time
4. $t_{SU(HSE)}$ is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 20 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see [Figure 21](#)). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2} .

Note: For information on selecting the crystal, refer to the application note AN2867 “Oscillator design guide for ST microcontrollers” available from the ST website www.st.com.

Figure 21. Typical application with an 8 MHz crystal



1. R_{EXT} value depends on the crystal characteristics.

Low-speed external clock generated from a crystal resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in [Table 41](#). In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).


Table 41. LSE oscillator characteristics ($f_{LSE} = 32.768 \text{ kHz}$)⁽¹⁾

Symbol	Parameter	Conditions ⁽²⁾	Min	Typ	Max	Unit
$I_{DD(LSE)}$	LSE current consumption	LSEDRV[1:0] = 00 Low drive capability	-	250	-	nA
		LSEDRV[1:0] = 01 Medium low drive capability	-	315	-	
		LSEDRV[1:0] = 10 Medium high drive capability	-	500	-	
		LSEDRV[1:0] = 11 High drive capability	-	630	-	
$G_{m_{critmax}}$	Maximum critical crystal gm	LSEDRV[1:0] = 00 Low drive capability	-	-	0.5	$\mu A/V$
		LSEDRV[1:0] = 01 Medium low drive capability	-	-	0.75	
		LSEDRV[1:0] = 10 Medium high drive capability	-	-	1.7	
		LSEDRV[1:0] = 11 High drive capability	-	-	2.7	
$t_{SU(LSE)}$ ⁽³⁾	Startup time	V_{DD} is stabilized	-	2	-	s

1. Guaranteed by design - Not tested in production.
2. Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".
3. $t_{SU(LSE)}$ is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.

Figure 22. Typical application with a 32.768 kHz crystal



Note: An external resistor is not required between $OSC32_IN$ and $OSC32_OUT$ and it is forbidden to add one.

5.3.8 Internal clock source characteristics

The parameters given in [Table 42](#) are derived from tests performed under ambient temperature and supply voltage conditions summarized in [Table 17: General operating conditions](#). The provided curves are characterization results, not tested in production.

High-speed internal (HSI16) RC oscillator


Table 42. HSI16 oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{HSI16}	HSI16 Frequency	$V_{\text{DD}}=3.0\text{ V}$, $T_{\text{A}}=30\text{ °C}$	15.88	-	16.08	MHz
TRIM	HSI16 user trimming step	Trimming code is not a multiple of 64	0.2	0.3	0.4	%
		Trimming code is a multiple of 64	-4	-6	-8	
$\text{DuCy}(\text{HSI16})^{(2)}$	Duty Cycle	-	45	-	55	%
$\Delta_{\text{Temp}}(\text{HSI16})$	HSI16 oscillator frequency drift over temperature	$T_{\text{A}}=0\text{ to }85\text{ °C}$	-1	-	1	%
		$T_{\text{A}}=-40\text{ to }125\text{ °C}$	-2	-	1.5	%
$\Delta_{\text{VDD}}(\text{HSI16})$	HSI16 oscillator frequency drift over V_{DD}	$V_{\text{DD}}=1.62\text{ V to }3.6\text{ V}$	-0.1	-	0.05	%
$t_{\text{su}}(\text{HSI16})^{(2)}$	HSI16 oscillator start-up time	-	-	0.8	1.2	μs
$t_{\text{stab}}(\text{HSI16})^{(2)}$	HSI16 oscillator stabilization time	-	-	3	5	μs
$I_{\text{DD}}(\text{HSI16})^{(2)}$	HSI16 oscillator power consumption	-	-	155	190	μA

1. Evaluated by characterization - Not tested in production.

2. Guaranteed by design - Not tested in production.

Figure 23. HSI16 frequency versus temperature



High-speed internal 48 MHz (HSI48) RC oscillator

Table 43. HSI48 oscillator characteristics⁽¹⁾


Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{HSI48}	HSI48 Frequency	$V_{\text{DD}}=3.0\text{V}$, $T_{\text{A}}=30^{\circ}\text{C}$	-	48	-	MHz
TRIM	HSI48 user trimming step	-	-	0.11 ⁽²⁾	0.18 ⁽²⁾	%
USER TRIM COVERAGE	HSI48 user trimming coverage	± 32 steps	± 3 ⁽³⁾	± 3.5 ⁽³⁾	-	%
DuCy(HSI48)	Duty Cycle	-	45 ⁽²⁾	-	55 ⁽²⁾	%
$\text{ACC}_{\text{HSI48_REL}}$	Accuracy of the HSI48 oscillator over temperature (factory calibrated)	$V_{\text{DD}} = 3.0\text{ V to } 3.6\text{ V}$, $T_{\text{A}} = -15\text{ to } 85^{\circ}\text{C}$	-	-	± 3 ⁽³⁾	%
		$V_{\text{DD}} = 1.65\text{ V to } 3.6\text{ V}$, $T_{\text{A}} = -40\text{ to } 125^{\circ}\text{C}$	-	-	± 4.5 ⁽³⁾	
$D_{\text{VDD}}(\text{HSI48})$	HSI48 oscillator frequency drift with V_{DD}	$V_{\text{DD}} = 3\text{ V to } 3.6\text{ V}$	-	0.025 ⁽³⁾	0.05 ⁽³⁾	%
		$V_{\text{DD}} = 1.65\text{ V to } 3.6\text{ V}$	-	0.05 ⁽³⁾	0.1 ⁽³⁾	
$t_{\text{su}}(\text{HSI48})$	HSI48 oscillator start-up time	-	-	2.5 ⁽²⁾	6 ⁽²⁾	μs
$I_{\text{DD}}(\text{HSI48})$	HSI48 oscillator power consumption	-	-	340 ⁽²⁾	380 ⁽²⁾	μA

Table 43. HSI48 oscillator characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
N _T jitter	Next transition jitter Accumulated jitter on 28 cycles ⁽⁴⁾	-	-	+/-0.15 ⁽²⁾	-	ns
P _T jitter	Paired transition jitter Accumulated jitter on 56 cycles ⁽⁴⁾	-	-	+/-0.25 ⁽²⁾	-	ns

1. V_{DD} = 3 V, T_A = -40 to 125 °C unless otherwise specified.
2. Guaranteed by design - Not tested in production.
3. Evaluate by characterization - Not tested in production.
4. Jitter measurement are performed without clock source activated in parallel.

Figure 24. HSI48 frequency versus temperature



Low-speed internal (LSI) RC oscillator

Table 44. LSI oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f _{LSI}	LSI Frequency	V _{DD} = 3.0 V, T _A = 30 °C	31.04	-	32.96	kHz
		V _{DD} = 1.62 to 3.6 V, T _A = -40 to 125 °C	29.5	-	34	
t _{SU} (LSI) ⁽²⁾	LSI oscillator start-up time	-	-	80	130	μs

Table 44. LSI oscillator characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$t_{\text{STAB}}(\text{LSI})^{(2)}$	LSI oscillator stabilization time	5% of final frequency	-	125	180	μs
$I_{\text{DD}}(\text{LSI})^{(2)}$	LSI oscillator power consumption	-	-	110	180	nA

1. Evaluated by characterization - Not tested in production.

2. Guaranteed by design - Not tested in production.

5.3.9 PLL characteristics

The parameters given in [Table 45](#) are derived from tests performed under temperature and V_{DD} supply voltage conditions summarized in [Table 17: General operating conditions](#).

Table 45. PLL characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{\text{PLL_IN}}$	PLL input clock ⁽²⁾	-	2.66	-	16	MHz
	PLL input clock duty cycle	-	45	-	55	%
$f_{\text{PLL_P_OUT}}$	PLL multiplier output clock P	Voltage scaling Range 1 Boost mode	2.0645	-	170	MHz
		Voltage scaling Range 1	2.0645	-	150	
		Voltage scaling Range 2	2.0645	-	26	
$f_{\text{PLL_Q_OUT}}$	PLL multiplier output clock Q	Voltage scaling Range 1 Boost mode	8	-	170	
		Voltage scaling Range 1	8	-	150	
		Voltage scaling Range 2	8	-	26	
$f_{\text{PLL_R_OUT}}$	PLL multiplier output clock R	Voltage scaling Range 1 Boost mode	8	-	170	
		Voltage scaling Range 1	8	-	150	
		Voltage scaling Range 2	8	-	26	
$f_{\text{VCO_OUT}}$	PLL VCO output	Voltage scaling Range 1	96	-	344	
		Voltage scaling Range 2	96	-	128	
t_{LOCK}	PLL lock time	-	-	15	40	μs
Jitter	RMS cycle-to-cycle jitter	System clock 150 MHz	-	28.6	-	$\pm\text{ps}$
	RMS period jitter		-	21.4	-	
$I_{\text{DD}}(\text{PLL})$	PLL power consumption on $V_{\text{DD}}^{(1)}$	VCO freq = 96 MHz	-	200	260	μA
		VCO freq = 192 MHz	-	300	380	
		VCO freq = 344 MHz	-	520	650	

1. Guaranteed by design - Not tested in production.

2. Take care of using the appropriate division factor M to obtain the specified PLL input clock values.

5.3.10 Flash memory characteristics

Table 46. Flash memory characteristics⁽¹⁾

Symbol	Parameter	Conditions	Typ	Max	Unit
t_{prog}	64-bit programming time	-	81.7	83.35	μs
$t_{\text{prog_row}}$	One row (32 double word) programming time	Normal programming	2.61	2.7	ms
		Fast programming	1.91	1.95	
$t_{\text{prog_page}}$	One page (2 Kbytes) programming time	Normal programming	20.91	21.34	
		Fast programming	15.29	15.6	
t_{ERASE}	Page (2 Kbytes) erase time	-	22.02	24.47	s
$t_{\text{prog_bank}}$	One bank (512 Kbyte) programming time	Normal programming	5.36	5.46	
		Fast programming	3.92	4	
t_{ME}	Mass erase time	-	22.13	24.6	ms
I_{DD}	Average consumption from V_{DD}	Write mode	3.5	-	mA
		Erase mode	3.5	-	
	Maximum current (peak)	Write mode	7 (for 6 μs)	-	
		Erase mode	7 (for 67 μs)	-	

1. Guaranteed by design - Not tested in production.

Table 47. Flash memory endurance and data retention

Symbol	Parameter	Conditions	Min ⁽¹⁾	Unit
N_{END}	Endurance	$T_{\text{A}} = -40$ to $+105$ °C	10	kcycles
t_{RET}	Data retention	1 kcycle ⁽²⁾ at $T_{\text{A}} = 85$ °C	30	Years
		1 kcycle ⁽²⁾ at $T_{\text{A}} = 105$ °C	15	
		1 kcycle ⁽²⁾ at $T_{\text{A}} = 125$ °C	7	
		10 kcycles ⁽²⁾ at $T_{\text{A}} = 55$ °C	30	
		10 kcycles ⁽²⁾ at $T_{\text{A}} = 85$ °C	15	
		10 kcycles ⁽²⁾ at $T_{\text{A}} = 105$ °C	10	

1. Evaluated by characterization - Not tested in production.

2. Cycling performed over the whole temperature range.

5.3.11 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports), the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- **Electrostatic discharge (ESD)** (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- **FTB**: A Burst of Fast Transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in [Table 48](#). They are based on the EMS levels and classes defined in application note AN1709.

Table 48. EMS characteristics

Symbol	Parameter	Conditions	Level/Class
V_{FESD}	Voltage limits to be applied on any I/O pin to induce a functional disturbance	$V_{DD} = 3.3\text{ V}$, $T_A = +25\text{ °C}$, $f_{HCLK} = 170\text{ MHz}$, conforming to IEC 61000-4-2	3B
V_{EFTB}	Fast transient voltage burst limits to be applied through 100 pF on V_{DD} and V_{SS} pins to induce a functional disturbance	$V_{DD} = 3.3\text{ V}$, $T_A = +25\text{ °C}$, $f_{HCLK} = 170\text{ MHz}$, conforming to IEC 61000-4-4	5A

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Table 49. EMI characteristics

Symbol	Parameter	Conditions	Monitored frequency band	Max vs. [f _{HSE} /f _{HCLK}]	Unit
				8 MHz / 170 MHz	
S _{EMI}	Peak level	V _{DD} = 3.6 V, T _A = 25 °C, LQFP100 package compliant with IEC 61967-2	0.1 MHz to 30 MHz	5	dBμV
			30 MHz to 130 MHz	4	
			130 MHz to 1 GHz	20	
			1 GHz to 2 GHz	13	
			EMI Level	3.5	-

5.3.12 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the ANSI/JEDEC standard.

Table 50. ESD absolute maximum ratings

Symbol	Ratings	Conditions		Class	Maximum value ⁽¹⁾	Unit
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	T _A = +25 °C, conforming to ANSI/ESDA/JEDEC JS-001		2	2000	V
V _{ESD(CDM)}	Electrostatic discharge voltage (charge device model)	T _A = +25 °C, conforming to ANSI/ESDA/JEDEC JS-002	LQFP80 (14 x 14 mm), LQFP100	C1	250	V
			WLCSP64	C2a	500	
			Other packages	C2a	500	

1. Evaluated by characterization - Not tested in production.

Static latch-up

Two complementary static tests are required on three parts to assess the latch-up performance:

- A supply over-voltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with EIA/JESD 78E IC latch-up standard.

Table 51. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	TA = +125 °C conforming to JESD78E	Class II level A

5.3.13 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DD} (for standard, 3.3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of the -5 μ A/+0 μ A range) or other functional failure (for example reset occurrence or oscillator frequency deviation).

The characterization results are given in [Table 52](#).

Negative induced leakage current is caused by negative injection and positive induced leakage current is caused by positive injection.

Table 52. I/O current injection susceptibility

Symbol	Description		Functional susceptibility		Unit
			Negative injection	Positive injection	
$I_{INJ}^{(1)}$	Injected current on pin	All except TT_a, PF2, PC9, PA9, PA10	-5	NA	mA
		PF2, PC9	-0	NA	
		TT_a pins, PA9, PA10	-5	0	

1. Evaluated by characterization - Not tested in production.

5.3.14 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in [Table 53](#) are derived from tests performed under the conditions summarized in [Table 17: General operating conditions](#). All I/Os are designed as CMOS- and TTL-compliant.

Table 53. I/O static characteristics

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
$V_{IL}^{(1)(2)}$	I/O input low level voltage	All except FT_c	$1.62\text{ V} < V_{DD} < 3.6\text{ V}$	-	-	$0.3 \times V_{DD}$	V
						$0.39 \times V_{DD} - 0.06^{(3)}$	
		FT_c	$1.62\text{ V} < V_{DD} < 3.6\text{ V}$	-	-	$0.3 \times V_{DD}$	
						$0.25 \times V_{DD}$	
$V_{IH}^{(1)(2)}$	I/O input high level voltage	All except FT_c	$1.62\text{ V} < V_{DD} < 3.6\text{ V}$	$0.7 \times V_{DD}$	-	-	V
					-	-	
		FT_c	$1.62\text{ V} < V_{DD} < 3.6\text{ V}$	$0.49 \times V_{DD} + 0.26^{(3)}$	-	-	
$V_{HYS}^{(3)}$	Input hysteresis	TT_xx, FT_xxx, NRST	$1.62\text{ V} < V_{DD} < 3.6\text{ V}$	-	200	-	mV
I_{leak}	Input leakage current ⁽³⁾	FT_xx except FT_c	$0 < V_{IN} \leq V_{DD}$	-	-	± 100	nA
			$V_{DD} \leq V_{IN} \leq V_{DD} + 1\text{ V}$	-	-	$650^{(4)}$	
			$V_{DD} + 1\text{ V} < V_{IN} \leq 5.5\text{ V}$	-	-	$200^{(4)}$	
		FT_c	$0 \leq V_{IN} \leq V_{DDMAX}$	-	-	2000	
			$V_{DD} \leq V_{IN} < 0.5\text{ V}$	-	-	3000	
		FT_u, PC3	$0 \leq V_{IN} \leq V_{DD}$	-	-	± 150	
			$V_{DD} \leq V_{IN} \leq V_{DD} + 1\text{ V}$	-	-	± 2500	
			$V_{DD} \leq V_{IN} \leq 5.5\text{ V}$	-	-	± 250	
		FT_d	$0 \leq V_{IN} \leq V_{DD}$	-	-	± 4500	
			$V_{DD} + 1\text{ V} \leq V_{IN} \leq 5.5\text{ V}$	-	-	± 9000	
		TT_xx	$0 \leq V_{IN} \leq V_{DD}$	-	-	± 150	
			$V_{DD} \leq V_{IN} \leq 3.6\text{ V}$	-	-	2000	
R_{PU}	Weak pull-up equivalent resistor ⁽⁵⁾	$V_{IN} = V_{SS}$		25	40	55	kΩ
R_{PD}	Weak pull-down equivalent resistor ⁽⁵⁾	$V_{IN} = V_{DD}$		25	40	55	
C_{IO}	I/O pin capacitance	I/O pin capacitance	-	-	5	-	pF

1. Refer to [Figure 25: I/O input characteristics](#)


2. Data based on characterization results, not tested in production
3. Guaranteed by design - Not tested in production.
4. This value represents the pad leakage of the I/O itself. The total product pad leakage is provided by this formula:

$$I_{\text{Total_leak_max}} = 10 \mu\text{A} + [\text{number of I/Os where VIN is applied on the pad}] \times I_{\text{lk}}(\text{Max}).$$
5. Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimal (~10% order).

Note: For more information about GPIO properties, refer to the application note AN4899 "STM32 GPIO configuration for hardware settings and low-power consumption" available from the ST website www.st.com.

All I/Os are CMOS- and TTL-compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements is shown in [Figure 25](#) for standard I/Os, and 5 V tolerant I/Os (except FT_c).

Figure 25. I/O input characteristics



Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to ± 8 mA, and sink or source up to ± 20 mA (with a relaxed V_{OL}/V_{OH}).

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in [Section 5.2](#):

- The sum of the currents sourced by all the I/Os on V_{DD} , plus the maximum consumption of the MCU sourced on V_{DD} , cannot exceed the absolute maximum rating ΣI_{VDD} (see [Table 14: Voltage characteristics](#)).
- The sum of the currents sunk by all the I/Os on V_{SS} , plus the maximum consumption of the MCU sunk on V_{SS} , cannot exceed the absolute maximum rating ΣI_{VSS} (see [Table 14: Voltage characteristics](#)).

Output voltage levels

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in [Table 17: General operating conditions](#). All I/Os are CMOS- and TTL-compliant (FT OR TT unless otherwise specified).

Table 54. Output voltage characteristics⁽¹⁾⁽²⁾

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{OL}^{(3)}$	Output low level voltage for an I/O pin	CMOS port $ I_{IO} = 2 \text{ mA}$ for FT_c I/Os = 8 mA for other I/Os $V_{DD} \geq 2.7 \text{ V}$	-	0.4	V
$V_{OH}^{(3)}$	Output high level voltage for an I/O pin		$V_{DD}-0.4$	-	
$V_{OL}^{(3)}$	Output low level voltage for an I/O pin	TTL port $ I_{IO} = 2 \text{ mA}$ for FT_c I/Os = 8 mA for other I/Os $V_{DD} \geq 2.7 \text{ V}$	-	0.4	
$V_{OH}^{(3)}$	Output high level voltage for an I/O pin		2.4	-	
$V_{OL}^{(3)}$	Output low level voltage for an I/O pin	All I/Os except FT_c $ I_{IO} = 20 \text{ mA}$ $V_{DD} \geq 2.7 \text{ V}$	-	1.3	
$V_{OH}^{(3)}$	Output high level voltage for an I/O pin		$V_{DD}-1.3$	-	
$V_{OL}^{(3)}$	Output low level voltage for an I/O pin	$ I_{IO} = 1 \text{ mA}$ for FT_c I/Os = 4 mA for other I/Os $V_{DD} \geq 1.62 \text{ V}$	-	0.4	
$V_{OH}^{(3)}$	Output high level voltage for an I/O pin		$V_{DD}-0.45$	-	
$V_{OL,FM+}^{(3)}$	Output low level voltage for an FT I/O pin in FM+ mode (FT I/O with "f" option)	$ I_{IO} = 20 \text{ mA}$ $V_{DD} \geq 2.7 \text{ V}$	-	0.4	
		$ I_{IO} = 10 \text{ mA}$ $V_{DD} \geq 1.62 \text{ V}$	-	0.4	

1. The I_{IO} current sourced or sunk by the device must always respect the absolute maximum rating specified in [Table 14: Voltage characteristics](#), and the sum of the currents sourced or sunk by all the I/Os (I/O ports and control pins) must always respect the absolute maximum ratings ΣI_{IO} .
2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.
3. Guaranteed by design - Not tested in production.

Input/output AC characteristics

The definition and values of input/output AC characteristics are given in [Figure 26](#) and [Table 55](#), respectively.

Unless otherwise specified, the parameters given are derived from tests performed under the ambient temperature and supply voltage conditions summarized in [Table 17: General operating conditions](#).

Table 55. I/O (except FT_c) AC characteristics^{(1) (2)}

Speed	Symbol	Parameter	Conditions	Min	Max	Unit
00	Fmax	Maximum frequency	C=50 pF, 2.7 V ≤ V _{DD} ≤ 3.6 V	-	5	MHz
			C=50 pF, 1.62 V ≤ V _{DD} ≤ 2.7 V	-	1	
			C=10 pF, 2.7 V ≤ V _{DD} ≤ 3.6 V	-	10	
			C=10 pF, 1.62 V ≤ V _{DD} ≤ 2.7 V	-	1.5	
	Tr/Tf	Output rise and fall time	C=50 pF, 2.7 V ≤ V _{DD} ≤ 3.6 V	-	25	ns
			C=50 pF, 1.62 V ≤ V _{DD} ≤ 2.7 V	-	52	
			C=10 pF, 2.7 V ≤ V _{DD} ≤ 3.6 V	-	17	
			C=10 pF, 1.62 V ≤ V _{DD} ≤ 2.7 V	-	37	
01	Fmax	Maximum frequency	C=50 pF, 2.7 V ≤ V _{DD} ≤ 3.6 V	-	25	MHz
			C=50 pF, 1.62 V ≤ V _{DD} ≤ 2.7 V	-	10	
			C=10 pF, 2.7 V ≤ V _{DD} ≤ 3.6 V	-	50	
			C=10 pF, 1.62 V ≤ V _{DD} ≤ 2.7 V	-	15	
	Tr/Tf	Output rise and fall time	C=50 pF, 2.7 V ≤ V _{DD} ≤ 3.6 V	-	9	ns
			C=50 pF, 1.62 V ≤ V _{DD} ≤ 2.7 V	-	16	
			C=10 pF, 2.7 V ≤ V _{DD} ≤ 3.6 V	-	4.5	
			C=10 pF, 1.62 V ≤ V _{DD} ≤ 2.7 V	-	9	
10	Fmax	Maximum frequency	C=50 pF, 2.7 V ≤ V _{DD} ≤ 3.6 V	-	50	MHz
			C=50 pF, 1.62 V ≤ V _{DD} ≤ 2.7 V	-	25	
			C=10 pF, 2.7 V ≤ V _{DD} ≤ 3.6 V	-	100 ⁽³⁾	
			C=10 pF, 1.62 V ≤ V _{DD} ≤ 2.7 V	-	37.5	
	Tr/Tf	Output rise and fall time	C=50 pF, 2.7 V ≤ V _{DD} ≤ 3.6 V	-	5.8	ns
			C=50 pF, 1.62 V ≤ V _{DD} ≤ 2.7 V	-	11	
			C=10 pF, 2.7 V ≤ V _{DD} ≤ 3.6 V	-	2.5	
			C=10 pF, 1.62 V ≤ V _{DD} ≤ 2.7 V	-	5	
11	Fmax	Maximum frequency	C=30 pF, 2.7 V ≤ V _{DD} ≤ 3.6 V	-	120 ⁽³⁾	MHz
			C=30 pF, 1.62 V ≤ V _{DD} ≤ 2.7 V	-	50	
			C=10 pF, 2.7 V ≤ V _{DD} ≤ 3.6 V	-	180 ⁽³⁾	
			C=10 pF, 1.62 V ≤ V _{DD} ≤ 2.7 V	-	75	
	Tr/Tf	Output rise and fall time ⁽⁴⁾	C=30 pF, 2.7 V ≤ V _{DD} ≤ 3.6 V	-	3.3	ns
			C=30 pF, 1.62 V ≤ V _{DD} ≤ 2.7 V	-	6	
			C=10 pF, 2.7 V ≤ V _{DD} ≤ 3.6 V	-	1.7	
			C=10 pF, 1.62 V ≤ V _{DD} ≤ 2.7 V	-	3.3	

Table 55. I/O (except FT_c) AC characteristics^{(1) (2)} (continued)


Speed	Symbol	Parameter	Conditions	Min	Max	Unit
FM+	Fmax ⁽⁵⁾	Maximum frequency	C=50 pF, 1.6 V ≤ V _{DD} ≤ 3.6 V	-	1	MHz
	Tr/TF ⁽⁴⁾	Output high to low level fall time		-	5	ns

- The I/O speed is configured using the OSPEEDRy[1:0] bits. The Fm+ mode is configured in the SYSCFG_CFGR1 register. Refer to the reference manual RM0440 "STM32G4 Series advanced Arm®-based 32-bit MCUs" for a description of GPIO Port configuration register.
- Guaranteed by design - Not tested in production.
- This value represented the I/O capability but maximum system frequency is 170 MHz.
- The fall time is defined between 70% and 30% of the output waveform accordingly to I2C specification.
- The maximum frequency is defined with the following conditions:
 - (Tr+ Tf) ≤ 2/3 T.
 - 45% < Duty cycle < 55%

Table 56. I/O FT_c AC characteristics^{(1) (2)}

Speed	Symbol	Parameter	Conditions	Min	Max	Unit
0	Fmax	Maximum frequency	C=50 pF, 2.7 V ≤ V _{DD} ≤ 3.6 V	-	2	MHz
			C=50 pF, 1.6 V ≤ V _{DD} ≤ 2.7 V	-	1	
	Tr/Tf	Output H/L to L/H level fall time	C=50 pF, 2.7 V ≤ V _{DD} ≤ 3.6 V	-	170	ns
			C=50 pF, 1.6 V ≤ V _{DD} ≤ 2.7 V	-	330	
1	Fmax	Maximum frequency	C=50 pF, 2.7 V ≤ V _{DD} ≤ 3.6 V	-	10	MHz
			C=50 pF, 1.6 V ≤ V _{DD} ≤ 2.7 V	-	5	
	Tr/Tf	Output H/L to L/H level fall time	C=50 pF, 2.7 V ≤ V _{DD} ≤ 3.6 V	-	35	ns
			C=50 pF, 1.6 V ≤ V _{DD} ≤ 2.7 V	-	65	

- The I/O speed is configured using the OSPEEDRy[1:0] bits. The Fm+ mode is configured in the SYSCFG_CFGR1 register. Refer to the reference manual RM0440 "STM32G4 Series advanced Arm®-based 32-bit MCUs" for a description of GPIO Port configuration register.
- Guaranteed by design - Not tested in production.

Figure 26. I/O AC characteristics definition⁽¹⁾

1. Refer to [Table 55: I/O \(except FT_c\) AC characteristics](#).

5.3.15 NRST pin characteristics

The NRST pin input driver uses the CMOS technology. It is connected to a permanent pull-up resistor, R_{PU} .

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in [Table 17: General operating conditions](#).


Table 57. NRST pin characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{IL(NRST)}$	NRST input low level voltage	-	-	-	$0.3 \times V_{DD}$	V
$V_{IH(NRST)}$	NRST input high level voltage	-	$0.7 \times V_{DD}$	-	-	
$V_{hys(NRST)}$	NRST Schmitt trigger voltage hysteresis	-	-	200	-	mV
R_{PU}	Weak pull-up equivalent resistor ⁽²⁾	$V_{IN} = V_{SS}$	25	40	55	k Ω
$V_F(NRST)$	NRST input filtered pulse	-	-	-	70	ns
$V_{NF(NRST)}$	NRST input not filtered pulse	$1.71 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	350	-	-	ns

1. Guaranteed by design - Not tested in production.

2. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimal (~10% order).

Figure 27. Recommended NRST pin protection



- 1. The reset network protects the device against parasitic resets.
- 2. The user must ensure that the level on the NRST pin can go below the $V_{IL(NRST)}$ max level specified in [Table 57: NRST pin characteristics](#). Otherwise the reset is not taken into account by the device.
- 3. The external capacitor on NRST must be placed as close as possible to the device.

5.3.16 Extended interrupt and event controller input (EXTI) characteristics

The pulse on the interrupt input must have a minimal length in order to guarantee that it is detected by the event controller.

Table 58. EXTI input characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
PLEC	Pulse length to event controller	-	20	-	-	ns

- 1. Guaranteed by design - Not tested in production.

5.3.17 Analog switches booster

Table 59. Analog switches booster characteristics⁽¹⁾

Symbol	Parameter	Min	Typ	Max	Unit
V_{DD}	Supply voltage	1.62	-	3.6	V
$t_{SU(BOOST)}$	Booster startup time	-	-	240	µs
$I_{DD(BOOST)}$	Booster consumption for $1.62\text{ V} \leq V_{DD} \leq 2.0\text{ V}$	-	-	250	µA
	Booster consumption for $2.0\text{ V} \leq V_{DD} \leq 2.7\text{ V}$	-	-	500	
	Booster consumption for $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	-	-	900	

- 1. Guaranteed by design - Not tested in production.

5.3.18 Analog-to-digital converter characteristics

Unless otherwise specified, the parameters given in [Table 60](#) are preliminary values derived from tests performed under ambient temperature, f_{PCLK} frequency and V_{DDA} supply voltage conditions summarized in [Table 17: General operating conditions](#).

Note: *It is recommended to perform a calibration after each power-up.*

Table 60. ADC characteristics^{(1) (2)}

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{DDA}	Analog supply voltage	-	1.62	-	3.6	V
$V_{\text{REF+}}$	Positive reference voltage	$V_{\text{DDA}} \geq 2 \text{ V}$	2	-	V_{DDA}	V
		$V_{\text{DDA}} < 2 \text{ V}$	V_{DDA}			V
$V_{\text{REF-}}$	Negative reference voltage	-	V_{SSA}			V
V_{CMIN}	Input common mode	Differential	$(V_{\text{REF+}} + V_{\text{REF-}})/2 - 0.18$	$(V_{\text{REF+}} + V_{\text{REF-}})/2$	$(V_{\text{REF+}} + V_{\text{REF-}})/2 + 0.18$	V
f_{ADC}	ADC clock frequency	Range 1, single ADC operation	0.14	-	60	MHz
		Range 2	-	-	26	
		Range 1, all ADCs operation, single ended mode $V_{\text{DDA}} \geq 2.7 \text{ V}$	0.14	-	52	
		Range 1, all ADCs operation, single ended mode $V_{\text{DDA}} \geq 1.62 \text{ V}$	0.14	-	42	
		Range 1, all ADCs operation, differential mode $V_{\text{DDA}} \geq 1.62 \text{ V}$	0.14	-	56	
f_{s}	Sampling rate, continuous mode	For given resolution and sampling time cycles (t_{s})	0.001	$f_{\text{ADC}} / (\text{sampling time [cycles]} + \text{resolution [bits]} + 0.5)$		Msp/s
T_{TRIG}	External trigger period	Considering trigger conversion latency time (t_{LATR} or t_{LATRINJ})	-	-	1ms	-
		Resolution = 12 bits, $f_{\text{ADC}} = 60 \text{ MHz}$	$t_{\text{conv}} + [t_{\text{LATR}}$ or $t_{\text{LATRINJ}}]$	-		
$V_{\text{AIN}}^{(3)}$	Conversion voltage range	-	0	-	$V_{\text{REF+}}$	V

Table 60. ADC characteristics^{(1) (2)} (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$R_{AIN}^{(4)}$	External input impedance	-	-	-	50	kΩ
C_{ADC}	Internal sample and hold capacitor	-	-	5	-	pF
t_{STAB}	Power-up time	-	1			conversion cycle
t_{CAL}	Calibration time	$f_{ADC} = 60$ MHz	1.93			μs
		-	116			$1/f_{ADC}$
t_{LATR}	Trigger conversion latency Regular and injected channels without conversion abort	CKMODE = 00	1.5	2	2.5	$1/f_{ADC}$
		CKMODE = 01	-	-	2.0	
		CKMODE = 10	-	-	2.25	
		CKMODE = 11	-	-	2.125	
$t_{LATRINJ}$	Trigger conversion latency Injected channels aborting a regular conversion	CKMODE = 00	2.5	3	3.5	$1/f_{ADC}$
		CKMODE = 01	-	-	3.0	
		CKMODE = 10	-	-	3.25	
		CKMODE = 11	-	-	3.125	
t_s	Sampling time	$f_{ADC} = 60$ MHz	0.0416	-	10.675	μs
		-	2.5	-	640.5	$1/f_{ADC}$
$t_{ADCVREG_STUP}$	ADC voltage regulator start-up time	-	-	-	20	μs
t_{CONV}	Total conversion time (including sampling time)	$f_{ADC} = 60$ MHz Resolution = 12 bits	0.25	-	10.883	μs
		-	$t_s[\text{cycles}] + \text{resolution}[\text{bits}] + 0.5 = 15 \text{ to } 653$			$1/f_{ADC}$
$I_{DDA(ADC)}$	ADC consumption from the V_{DDA} supply	$f_s = 4$ Msps	-	590	730	μA
		$f_s = 1$ Msps	-	160	220	
		$f_s = 10$ ksps	-	16	50	
$I_{DDV_S(ADC)}$	ADC consumption from the V_{REF+} single ended mode	$f_s = 4$ Msps	-	110	140	μA
		$f_s = 1$ Msps	-	30	40	
		$f_s = 10$ ksps	-	0.6	2	
$I_{DDV_D(ADC)}$	ADC consumption from the V_{REF+} differential mode	$f_s = 4$ Msps	-	220	270	μA
		$f_s = 1$ Msps	-	60	70	
		$f_s = 10$ ksps	-	1.3	3	

1. Guaranteed by design - Not tested in production.

2. The I/O analog switch voltage booster is enabled when $V_{DDA} < 2.4\text{ V}$ (BOOSTEN = 1 in the SYSCFG_CFGR1 when $V_{DDA} < 2.4\text{ V}$). It is disabled when $V_{DDA} \geq 2.4\text{ V}$.
3. V_{REF+} can be internally connected to V_{DDA} , depending on the package. Refer to [Section 4: Pinouts and pin description](#) for further details.
4. The maximum value of RAIN can be found in [Table 61: Maximum ADC RAIN](#).

The maximum value of R_{AIN} can be found in [Table 61: Maximum ADC \$R_{AIN}\$](#) .

Table 61. Maximum ADC R_{AIN} ⁽¹⁾⁽²⁾

Resolution	Sampling cycle @60 MHz	Sampling time [ns]	R_{AIN} max (Ω)	
			Fast channels ⁽³⁾	Slow channels ⁽⁴⁾
12 bits	2.5	41.67	100	N/A
	6.5	108.33	330	100
	12.5	208.33	680	470
	24.5	408.33	1500	1200
	47.5	791.67	2200	1800
	92.5	1541.67	4700	3900
	247.5	4125	12000	10000
	640.5	10675	39000	33000
10 bits	2.5	41.67	120	N/A
	6.5	108.33	390	180
	12.5	208.33	820	560
	24.5	408.33	1500	1200
	47.5	791.67	2200	1800
	92.5	1541.67	5600	4700
	247.5	4125	12000	10000
	640.5	10675	47000	39000
8 bits	2.5	41.67	180	N/A
	6.5	108.33	470	270
	12.5	208.33	1000	680
	24.5	408.33	1800	1500
	47.5	791.67	2700	2200
	92.5	1541.67	6800	5600
	247.5	4125	15000	12000
	640.5	10675	50000	50000
6 bits	2.5	41.67	220	N/A
	6.5	108.33	560	330
	12.5	208.33	1200	1000
	24.5	408.33	2700	2200
	47.5	791.67	3900	3300
	92.5	1541.67	8200	6800
	247.5	4125	18000	15000
	640.5	10675	50000	50000

1. Guaranteed by design - Not tested in production.
2. The I/O analog switch voltage booster is enabled when $V_{DDA} < 2.4\text{ V}$ (BOOSTEN = 1 in the SYSCFG_CFGR1 when $V_{DDA} < 2.4\text{ V}$). It is disabled when $V_{DDA} \geq 2.4\text{ V}$.
3. Fast channels are: ADCx_IN1 to ADCx_IN5.
4. Slow channels are: all ADC inputs except the fast channels.

Table 62. ADC accuracy - limited test conditions 1⁽¹⁾(2)(3)

Symbol	Parameter	Conditions ⁽⁴⁾			Min	Typ	Max	Unit
ET	Total unadjusted error	Single ADC operation ADC clock frequency ≤ 60 MHz, V _{DDA} = VREF+ = 3 V, TA = 25 °C Continuous mode, sampling rate: Fast channels@4Msps Slow channels@2Msps	Single ended	Fast channel (max speed)	-	5.9	6.9	LSB
				Slow channel (max speed)	-	5.5	6.9	
			Differential	Fast channel (max speed)	-	4.6	5.6	
				Slow channel (max speed)	-	4	5.6	
EO	Offset error		Single ended	Fast channel (max speed)	-	2.5	4	
				Slow channel (max speed)	-	1.9	4	
			Differential	Fast channel (max speed)	-	1.8	2.8	
				Slow channel (max speed)	-	1.1	2.8	
EG	Gain error		Single ended	Fast channel (max speed)	-	4.6	6.6	
				Slow channel (max speed)	-	4.5	6.6	
			Differential	Fast channel (max speed)	-	3.6	4.6	
				Slow channel (max speed)	-	3.3	4.6	
ED	Differential linearity error		Single ended	Fast channel (max speed)	-	1.1	1.9	
				Slow channel (max speed)	-	1.3	1.9	
			Differential	Fast channel (max speed)	-	1.3	1.6	
				Slow channel (max speed)	-	1.4	1.6	
EL	Integral linearity error	Single ended	Fast channel (max speed)	-	2.3	3.4		
			Slow channel (max speed)	-	2.4	3.4		
		Differential	Fast channel (max speed)	-	2.1	3.2		
			Slow channel (max speed)	-	2.2	3.2		
ENOB	Effective number of bits	Single ended	Fast channel (max speed)	10.4	10.6	-	bits	
			Slow channel (max speed)	10.4	10.6	-		
		Differential	Fast channel (max speed)	10.8	10.9	-		
			Slow channel (max speed)	10.8	10.9	-		
SINAD	Signal-to-noise and distortion ratio	Single ended	Fast channel (max speed)	64.4	65.6	-	dB	
			Slow channel (max speed)	64.4	65.6	-		
		Differential	Fast channel (max speed)	66.8	67.5	-		
			Slow channel (max speed)	66.8	67.5	-		
SNR	Signal-to-noise ratio	Single ended	Fast channel (max speed)	65	66.9	-		
			Slow channel (max speed)	65	66.9	-		
		Differential	Fast channel (max speed)	67	69	-		
			Slow channel (max speed)	67	69	-		

Table 62. ADC accuracy - limited test conditions 1⁽¹⁾(2)(3) (continued)

Symbol	Parameter	Conditions ⁽⁴⁾			Min	Typ	Max	Unit
THD	Total harmonic distortion	Single ADC operation ADC clock frequency ≤ 60 MHz, V _{DDA} = VREF+ = 3 V, TA = 25 °C Continuous mode, sampling rate: Fast channels@4Msps Slow channels@2Msps	Single ended	Fast channel (max speed)	-	-73	-72	dB
				Slow channel (max speed)	-	-73	-72	
			Differential	Fast channel (max speed)	-	-73	-72	
				Slow channel (max speed)	-	-73	-72	

1. Evaluated by characterization – Not tested in production.
2. ADC DC accuracy values are measured after internal calibration.
3. ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
4. The I/O analog switch voltage booster is enabled when V_{DDA} < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when V_{DDA} < 2.4 V). It is disabled when V_{DDA} ≥ 2.4 V. No oversampling.

Table 63. ADC accuracy - limited test conditions 2⁽¹⁾(2)(3)

Sym- bol	Parameter	Conditions ⁽⁴⁾			Min	Typ	Max	Unit
ET	Total unadjusted error	Single ADC operation ADC clock frequency ≤ 60 MHz, 2 V ≤ V _{DDA} Continuous mode, sampling rate: Fast channels@4Msps Slow channels@2Msps	Single ended	Fast channel (max speed)	-	5.9	8.4	LSB
				Slow channel (max speed)	-	5.5	8	
			Differential	Fast channel (max speed)	-	4.6	6.6	
				Slow channel (max speed)	-	4	6	
EO	Offset error		Single ended	Fast channel (max speed)	-	2.5	6	
				Slow channel (max speed)	-	1.9	6.9	
			Differential	Fast channel (max speed)	-	1.8	3.3	
				Slow channel (max speed)	-	1.1	3.3	
EG	Gain error		Single ended	Fast channel (max speed)	-	4.6	8.1	
				Slow channel (max speed)	-	4.5	8.1	
			Differential	Fast channel (max speed)	-	3.6	4.6	
				Slow channel (max speed)	-	3.3	4.6	
ED	Differential linearity error		Single ended	Fast channel (max speed)	-	1.1	1.8	
				Slow channel (max speed)	-	1.3	1.8	
			Differential	Fast channel (max speed)	-	1.3	1.6	
				Slow channel (max speed)	-	1.4	1.6	
EL	Integral linearity error		Single ended	Fast channel (max speed)	-	2.3	4.4	
				Slow channel (max speed)	-	2.4	4.4	
			Differential	Fast channel (max speed)	-	2.1	4.1	
				Slow channel (max speed)	-	2.2	3.7	
ENOB	Effective number of bits		Single ended	Fast channel (max speed)	10	10.6	-	bits
				Slow channel (max speed)	10	10.6	-	
			Differential	Fast channel (max speed)	10.7	10.9	-	
				Slow channel (max speed)	10.7	10.9	-	
SINAD	Signal-to-noise and distortion ratio		Single ended	Fast channel (max speed)	62	65.6	-	dB
				Slow channel (max speed)	62	65.6	-	
			Differential	Fast channel (max speed)	65	67.5	-	
				Slow channel (max speed)	65	67.5	-	
SNR	Signal-to-noise ratio		Single ended	Fast channel (max speed)	64	66.9	-	
				Slow channel (max speed)	64	66.9	-	
			Differential	Fast channel (max speed)	66.5	69	-	
				Slow channel (max speed)	66.5	69	-	

Table 63. ADC accuracy - limited test conditions 2⁽¹⁾(2)(3) (continued)

Sym- bol	Parameter	Conditions ⁽⁴⁾			Min	Typ	Max	Unit
THD	Total harmonic distortion	Single ADC operation ADC clock frequency ≤ 60 MHz, $2\text{ V} \leq V_{DDA}$ Continuous mode, sampling rate: Fast channels@4Msps Slow channels@2Msps	Single ended	Fast channel (max speed)	-	-73	-65	dB
				Slow channel (max speed)	-	-73	-67	
			Differential	Fast channel (max speed)	-	-73	-70	
				Slow channel (max speed)	-	-73	-71	

1. Evaluated by characterization – Not tested in production.
2. ADC DC accuracy values are measured after internal calibration.
3. ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
4. The I/O analog switch voltage booster is enabled when $V_{DDA} < 2.4\text{ V}$ (BOOSTEN = 1 in the SYSCFG_CFGR1 when $V_{DDA} < 2.4\text{ V}$). It is disabled when $V_{DDA} \geq 2.4\text{ V}$. No oversampling.

Table 64. ADC accuracy - limited test conditions 3⁽¹⁾⁽²⁾⁽³⁾

Sym- bol	Parameter	Conditions ⁽⁴⁾			Min	Typ	Max	Unit
ET	Total unadjusted error	Single ADC operation ADC clock frequency ≤ 60 MHz, 1.62 V ≤ V _{DDA} = V _{REF+} ≤ 3.6 V, Continuous mode, sampling rate: Fast channels@4Msps Slow channels@2Msps	Single ended	Fast channel (max speed)	-	5.9	7.9	LSB
				Slow channel (max speed)	-	5.5	7.5	
			Differential	Fast channel (max speed)	-	4.6	7.6	
				Slow channel (max speed)	-	4	5.5	
EO	Offset error		Single ended	Fast channel (max speed)	-	2.5	5.5	
				Slow channel (max speed)	-	1.9	5.5	
			Differential	Fast channel (max speed)	-	1.8	3.5	
				Slow channel (max speed)	-	1.1	3	
EG	Gain error		Single ended	Fast channel (max speed)	-	4.6	7.1	
				Slow channel (max speed)	-	4.5	7	
			Differential	Fast channel (max speed)	-	3.6	4.1	
				Slow channel (max speed)	-	3.3	4.8	
ED	Differential linearity error		Single ended	Fast channel (max speed)	-	1.1	1.9	
				Slow channel (max speed)	-	1.3	1.9	
			Differential	Fast channel (max speed)	-	1.3	1.6	
				Slow channel (max speed)	-	1.4	1.6	
EL	Integral linearity error		Single ended	Fast channel (max speed)	-	2.3	4.4	
				Slow channel (max speed)	-	2.4	4.4	
			Differential	Fast channel (max speed)	-	2.1	3.7	
				Slow channel (max speed)	-	2.2	3.7	
ENOB	Effective number of bits		Single ended	Fast channel (max speed)	10	10.6	-	bits
				Slow channel (max speed)	10	10.6	-	
			Differential	Fast channel (max speed)	10.6	10.9	-	
				Slow channel (max speed)	10.6	10.9	-	
SINAD	Signal-to-noise and distortion ratio		Single ended	Fast channel (max speed)	62	65.6	-	dB
				Slow channel (max speed)	62	65.6	-	
			Differential	Fast channel (max speed)	65	67.5	-	
				Slow channel (max speed)	65	67.5	-	
SNR	Signal-to-noise ratio		Single ended	Fast channel (max speed)	63	66.9	-	
				Slow channel (max speed)	63	66.9	-	
			Differential	Fast channel (max speed)	66	69	-	
				Slow channel (max speed)	66	69	-	

Table 64. ADC accuracy - limited test conditions 3⁽¹⁾(2)(3) (continued)

Sym- bol	Parameter	Conditions ⁽⁴⁾		Min	Typ	Max	Unit
THD	Total harmonic distortion	Single ADC operation ADC clock frequency ≤ 60 MHz, 1.62 V ≤ V _{DDA} = V _{REF+} ≤ 3.6 V, Continuous mode, sampling rate: Fast channels@4Msps Slow channels@2Msps	Single ended	Fast channel (max speed)	-	-73	-67
				Slow channel (max speed)	-	-73	-67
		Differential		Fast channel (max speed)	-	-73	-71
				Slow channel (max speed)	-	-73	-71

1. Evaluated by characterization – Not tested in production.
2. ADC DC accuracy values are measured after internal calibration.
3. ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
4. The I/O analog switch voltage booster is enabled when V_{DDA} < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when V_{DDA} < 2.4 V). It is disabled when V_{DDA} ≥ 2.4 V. No oversampling.

Table 65. ADC accuracy (Multiple ADCs operation) - limited test conditions 1⁽¹⁾(2)(3)

Symbol	Parameter	Conditions ⁽⁴⁾		Min	Typ	Max	Unit	
ET	Total unadjusted error	Multiple ADC operation ADC clock frequency: single ended ≤ 52 MHz, differential ≤ 56 MHz, V _{DDA} = V _{REF} = 3.3 V, 25°C, Continuous mode, sampling time: Fast channels: 2.5 cycles Slow channels: 6.5 cycles LQFP100 package	Single ended	-	4.5	-	LSB	
			Differential	-	4.1	-		
EO	Offset error		Single ended	-	1.3	-		
			Differential	-	0.4	-		
EG	Gain error		Single ended	-	3.9	-		
			Differential	-	3.4	-		
ED	Differential linearity error		Single ended	-	1.5	-		
			Differential	-	1.2	-		
EL	Integral linearity error		Single ended	-	1.7	-		
			Differential	-	2.1	-		
ENOB	Effective number of bits		Single ended	-	10.7	-	bits	
			Differential	-	10.9	-		
SINAD	Signal-to-noise and distortion ratio		Single ended	-	66.3	-	dB	
			Differential	-	67.2	-		
SNR	Signal-to-noise ratio		Single ended	-	67.3	-		
			Differential	-	68.6	-		
THD	Total harmonic distortion		Single ended	-	-73.5	-	dB	
			Differential	-	-73	-		

1. Data based on characterization result, not tested in production.
2. ADC DC accuracy values are measured after internal calibration.
3. ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
4. The I/O analog switch voltage booster is enabled when $V_{DDA} < 2.4\text{ V}$ (BOOSTEN = 1 in the SYSCFG_CFGR1 when $V_{DDA} < 2.4\text{ V}$). It is disabled when $V_{DDA} \geq 2.4\text{ V}$. No oversampling.

Table 66. ADC accuracy (Multiple ADCs operation) - limited test conditions 2⁽¹⁾(2)(3)

Symbol	Parameter	Conditions ⁽⁴⁾		Min	Typ	Max	Unit	
ET	Total unadjusted error	Multiple ADC operation ADC clock frequency: single ended ≤ 52 MHz, differential ≤ 56 MHz, V _{DDA} ≥ 2.7 V, V _{REF} ≥ 1.62 V, -40 to 125°C, Continuous mode, sampling time: Fast channels: 2.5 cycles Slow channels: 6.5 cycles LQFP100 package	Single ended	-	7.1	-	LSB	
			Differential	-	4.6	-		
EO	Offset error		Single ended	-	4.2	-		
			Differential	-	2.8	-		
EG	Gain error		Single ended	-	6.8	-		
			Differential	-	4.3	-		
ED	Differential linearity error		Single ended	-	1.5	-		
			Differential	-	1.7	-		
EL	Integral linearity error		Single ended	-	3.1	-		
			Differential	-	2.4	-		
ENOB	Effective number of bits		Single ended	-	10.2	-	bits	
			Differential	-	10.6	-		
SINAD	Signal-to-noise and distortion ratio		Single ended	-	62.9	-	dB	
			Differential	-	65.3	-		
SNR	Signal-to-noise ratio		Single ended	-	63.6	-		
			Differential	-	66.3	-		
THD	Total harmonic distortion		Single ended	-	-70.9	-	dB	
			Differential	-	-71.8	-		

1. Data based on characterization result, not tested in production.
2. ADC DC accuracy values are measured after internal calibration.
3. ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
4. The I/O analog switch voltage booster is enabled when $V_{DDA} < 2.4\text{ V}$ (BOOSTEN = 1 in the SYSCFG_CFGR1 when $V_{DDA} < 2.4\text{ V}$). It is disabled when $V_{DDA} \geq 2.4\text{ V}$. No oversampling.

Table 67. ADC accuracy (Multiple ADCs operation) - limited test conditions 3⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	Conditions ⁽⁴⁾		Min	Typ	Max	Unit	
ET	Total unadjusted error	Multiple ADC operation ADC clock frequency: single ended ≤ 42 MHz, differential ≤ 56 MHz, V _{DDA} = V _{REF} ≥ 1.62 V, -40 to 125°C, Continuous mode, sampling time: Fast channels: 2.5 cycles Slow channels: 6.5 cycles LQFP100 package	Single ended	-	7.4	-	LSB	
			Differential	-	4.6	-		
EO	Offset error		Single ended	-	4	-		
			Differential	-	2.8	-		
EG	Gain error		Single ended	-	7.2	-		
			Differential	-	4.3	-		
ED	Differential linearity error		Single ended	-	1.8	-		
			Differential	-	1.7	-		
EL	Integral linearity error		Single ended	-	3.1	-		
			Differential	-	2.4	-		
ENOB	Effective number of bits		Single ended	-	10.1	-	bits	
			Differential	-	10.6	-		
SINAD	Signal-to-noise and distortion ratio		Single ended	-	62.6	-	dB	
			Differential	-	65.3	-		
SNR	Signal-to-noise ratio		Single ended	-	63.2	-		
			Differential	-	66.3	-		
THD	Total harmonic distortion		Single ended	-	-70.6	-	dB	
			Differential	-	-71.8	-		

1. Data based on characterization result, not tested in production.
2. ADC DC accuracy values are measured after internal calibration.
3. ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
4. The I/O analog switch voltage booster is enabled when $V_{DDA} < 2.4$ V (BOOSTEN = 1 in the SYSCFG_CFGR1 when $V_{DDA} < 2.4$ V). It is disabled when $V_{DDA} \geq 2.4$ V. No oversampling.

Figure 28. ADC accuracy characteristics





Figure 29. Typical connection diagram when using the ADC with FT/TT pins featuring analog switch function



1. Refer to [Table 60: ADC characteristics](#) for the values of R_{AIN} and C_{ADC} .
2. $C_{\text{parasitic}}$ represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (refer to [Table 53: I/O static characteristics](#) for the value of the pad capacitance). A high $C_{\text{parasitic}}$ value downgrades conversion accuracy. To remedy this, f_{ADC} should be reduced.
3. Refer to [Table 53: I/O static characteristics](#) for the values of I_{kg} .
4. Refer to [Figure 16: Power supply scheme](#).

General PCB design guidelines

Power supply decoupling must be performed as shown in [Figure 16: Power supply scheme](#). The decoupling capacitor on V_{DDA} must be ceramic (good quality) and it must be placed as close as possible to the chip.

5.3.19 Digital-to-Analog converter characteristics

Table 68. DAC 1MSPS characteristics⁽¹⁾

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
V _{DDA}	Analog supply voltage for DAC ON	DAC output buffer OFF, DAC_OUT pin not connected (internal connection only)		1.71	-	3.6	V
		Other modes		1.80	-		
V _{REF+}	Positive reference voltage	DAC output buffer OFF, DAC_OUT pin not connected (internal connection only)		1.71	-	V _{DDA}	
		Other modes		1.80	-		
V _{REF-}	Negative reference voltage	-		V _{SSA}			
R _L	Resistive load	DAC output buffer ON	connected to V _{SSA}	5	-	-	kΩ
			connected to V _{DDA}	25	-	-	
R _O	Output Impedance	DAC output buffer OFF		9.6	11.7	13.8	kΩ
R _{BON}	Output impedance sample and hold mode, output buffer ON	V _{DD} = 2.7 V		-	-	2	kΩ
		V _{DD} = 2.0 V		-	-	3.5	
R _{BOFF}	Output impedance sample and hold mode, output buffer OFF	V _{DD} = 2.7 V		-	-	16.5	kΩ
		V _{DD} = 2.0 V		-	-	18.0	
C _L	Capacitive load	DAC output buffer ON		-	-	50	pF
C _{SH}		Sample and hold mode		-	0.1	1	μF
V _{DAC_OUT}	Voltage on DAC_OUT output	DAC output buffer ON		0.2	-	V _{REF+} − 0.2	V
		DAC output buffer OFF		0	-	V _{REF+}	
t _{SETTLING}	Settling time (full scale: for a 12-bit code transition between the lowest and the highest input codes when DAC_OUT reaches final value)	Normal mode DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ	±0.5 LSB	-	1.7	3	μs
			±1 LSB	-	1.6	2.9	
			±2 LSB	-	1.55	2.85	
			±4 LSB	-	1.48	2.8	
			±8 LSB	-	1.4	2.75	
		Normal mode DAC output buffer OFF, ±1LSB, CL = 10 pF		-	2	2.5	
t _{WAKEUP} ⁽²⁾	Wakeup time from off state (setting the ENx bit in the DAC Control register) until final value ±1 LSB	Normal mode DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ		-	4.2	7.5	μs
		Normal mode DAC output buffer OFF, CL ≤ 10 pF		-	2	5	
PSRR	V _{DDA} supply rejection ratio	Normal mode DAC output buffer ON CL ≤ 50 pF, RL = 5 kΩ, DC		-	-80	-28	dB

Table 68. DAC 1MSPS characteristics⁽¹⁾ (continued)


Symbol	Parameter	Conditions		Min	Typ	Max	Unit
$T_{W_to_W}$	Minimal time between two consecutive writes into the DAC_DORx register to guarantee a correct DAC_OUT for a small variation of the input code (1 LSB) DAC_MCR:MODEx[2:0] = 000 or 001 DAC_MCR:MODEx[2:0] = 010 or 011	CL ≤ 50 pF, RL ≥ 5 kΩ CL ≤ 10 pF		1 1.4	-	-	μs
t_{SAMP}	Sampling time in sample and hold mode (code transition between the lowest input code and the highest input code when DACOUT reaches final value ±1LSB)	DAC_OUT pin connected	DAC output buffer ON, C _{SH} = 100 nF	-	0.7	3.5	ms
			DAC output buffer OFF, C _{SH} = 100 nF	-	10.5	18	
		DAC_OUT pin not connected (internal connection only)	DAC output buffer OFF	-	2	3.5	μs
I_{leak}	Output leakage current	Sample and hold mode, DAC_OUT pin connected		-	-	_(3)	nA
$C_{l_{int}}$	Internal sample and hold capacitor	-		5.2	7	8.8	pF
t_{TRIM}	Middle code offset trim time	DAC output buffer ON		50	-	-	μs
V_{offset}	Middle code offset for 1 trim code step	$V_{REF+} = 3.6\text{ V}$		-	1500	-	μV
		$V_{REF+} = 1.8\text{ V}$		-	750	-	
$I_{DDA(DAC)}$	DAC consumption from V _{DDA}	DAC output buffer ON	No load, middle code (0x800)	-	315	500	μA
			No load, worst code (0xF1C)	-	450	670	
		DAC output buffer OFF	No load, middle code (0x800)	-	-	0.2	
		Sample and hold mode, C _{SH} = 100 nF		-	$315 \times \frac{T_{on}}{T_{on} + T_{off}}$ (4)	$670 \times \frac{T_{on}}{T_{on} + T_{off}}$ (4)	

Table 68. DAC 1MSPS characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
I _{DDV} (DAC)	DAC consumption from V _{REF+}	DAC output buffer ON	No load, middle code (0x800)	-	185	240	μA
			No load, worst code (0xF1C)	-	340	400	
		DAC output buffer OFF	No load, middle code (0x800)	-	155	205	
		Sample and hold mode, buffer ON, C _{SH} = 100 nF, worst case		-	185 x Ton/(Ton + Toff) (4)	400 x Ton/(Ton + Toff) (4)	
		Sample and hold mode, buffer OFF, C _{SH} = 100 nF, worst case		-	155 x Ton/(Ton + Toff) (4)	205 x Ton/(Ton + Toff) (4)	

1. Guaranteed by design - Not tested in production.
2. In buffered mode, the output can overshoot above the final value for low input code (starting from min value).
3. Refer to [Table 53: I/O static characteristics](#).
4. Ton is the Refresh phase duration. Toff is the Hold phase duration. Refer to the reference manual RM0440 "STM32G4 Series advanced Arm[®]-based 32-bit MCUs" for more details.

Figure 30. 12-bit buffered / non-buffered DAC



1. The DAC integrates an output buffer to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC_CR register.

Table 69. DAC 1MSPS accuracy⁽¹⁾

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
DNL	Differential non linearity ⁽²⁾	DAC output buffer ON		-	-	±2	LSB
		DAC output buffer OFF		-	-	±2	
-	monotonicity	10 bits		Guaranteed			
INL	Integral non linearity ⁽³⁾	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ		-	-	±4	
		DAC output buffer OFF CL ≤ 50 pF, no RL		-	-	±4	
Offset	Offset error at code 0x800 ⁽³⁾	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ	V _{REF+} = 3.6 V	-	-	±12	
			V _{REF+} = 1.8 V	-	-	±25	
		DAC output buffer OFF CL ≤ 50 pF, no RL		-	-	±8	
Offset1	Offset error at code 0x001 ⁽⁴⁾	DAC output buffer OFF CL ≤ 50 pF, no RL		-	-	±5	
OffsetCal	Offset Error at code 0x800 after calibration	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ	V _{REF+} = 3.6 V	-	-	±5	
			V _{REF+} = 1.8 V	-	-	±7	
Gain	Gain error ⁽⁵⁾	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ		-	-	±0.5	%
		DAC output buffer OFF CL ≤ 50 pF, no RL		-	-	±0.5	
TUE	Total unadjusted error	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ		-	-	±30	LSB
		DAC output buffer OFF CL ≤ 50 pF, no RL		-	-	±12	
TUECal	Total unadjusted error after calibration	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ		-	-	±23	LSB
SNR	Signal-to-noise ratio	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ 1 kHz, BW 500 kHz		-	71.2	-	dB
		DAC output buffer OFF CL ≤ 50 pF, no RL, 1 kHz BW 500 kHz		-	71.6	-	
THD	Total harmonic distortion	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ, 1 kHz		-	-78	-	dB
		DAC output buffer OFF CL ≤ 50 pF, no RL, 1 kHz		-	-79	-	

Table 69. DAC 1MSPS accuracy⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
SINAD	Signal-to-noise and distortion ratio	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ, 1 kHz	-	70.4	-	dB
		DAC output buffer OFF CL ≤ 50 pF, no RL, 1 kHz	-	71	-	
ENOB	Effective number of bits	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ, 1 kHz	-	11.4	-	bits
		DAC output buffer OFF CL ≤ 50 pF, no RL, 1 kHz	-	11.5	-	

1. Guaranteed by design - Not tested in production.
2. Difference between two consecutive codes - 1 LSB.
3. Difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 4095.
4. Difference between the value measured at Code (0x001) and the ideal value.
5. Difference between ideal slope of the transfer function and measured slope computed from code 0x000 and 0xFFFF when buffer is OFF, and from code giving 0.2 V and (V_{REF+} - 0.2) V when buffer is ON.

Table 70. DAC 15MSPS characteristics⁽¹⁾

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
V _{DDA}	Analog supply voltage for DAC ON	-		1.71	-	3.6	V
V _{REF+}	Positive reference voltage	-		1.71	-	V _{DDA}	
V _{REF-}	Negative reference voltage	-		V _{SSA}			
V _{DAC_OUT}	Voltage on DAC_OUT output	-		0	-	V _{REF+}	V
t _{SETTLING}	Settling time (full scale: for a 12-bit code transition between the lowest and the highest input codes when DAC_OUT reaches final value)	V _{DDA} >2,7V With One comparator on DAC output	10%-90%	-	16	22	ns
			5%-95%	-	21	29	
			1%-99%	-	33	46	
			32lsb	-	40	53	
			1lsb	-	64	87	
		V _{DDA} >2,7V With One comparator and OPAMP on DAC output	10%-90%	-	24	32	
			5%-95%	-	32	43	
			1%-99%	-	49	67	
			32lsb	-	57	75	
			1lsb	-	93	125	

Table 70. DAC 15MSPS characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
t _{SETTLING}	Settling time (full scale: for a 12-bit code transition between the lowest and the highest input codes when DAC_OUT reaches final value)	V _{DDA} <2,7V With One comparator on DAC output	10%-90%	-	16	88	ns
			5%-95%	-	21	116	
			1%-99%	-	33	181	
			32lsb	-	40	196	
			1lsb	-	64	332	
		V _{DDA} <2,7V With One comparator and OPAMP on DAC output	10%-90%	-	24	128	
			5%-95%	-	32	170	
			1%-99%	-	49	265	
			32lsb	-	57	284	
			1lsb	-	93	483	
t _{WAKEUP} ⁽²⁾	Wakeup time from off state (setting the ENx bit in the DAC Control register) until final value ±1 LSB	Normal mode CL ≤ 10 pF		-	1.4	3.5	µs
PSRR	V _{DDA} supply rejection ratio	V _{DD} > 2.7 V		65	85	-	dB
		V _{DD} <2.7 V		40	85	-	
t _{SAMP}	Sampling time in sample and hold mode (code transition between the lowest input code and the highest input code when DACOUT reaches final value ±1LSB)	-		-	0.7	-	µs
C _{int}	Internal sample and hold capacitor	-		-	4	5	pF
dV/dt (hold phase)	Voltage decay rate in Sample and hold mode, during hold phase	CSH = 4 pF T = 55°C		-	50	-	mV/ms
I _{DDA} (DAC)	DAC consumption from V _{DDA}	No load, middle code (0x800)		-	-	0.2	µA
I _{DDV} (DAC)	DAC consumption from V _{REF+}	No load, middle code (0x800) ⁽³⁾		-	720	955	

1. Guaranteed by design - Not tested in production.

2. In buffered mode, the output can overshoot above the final value for low input code (starting from min value).

3. Worst case consumption is at code 0x800.

Table 71. DAC 15MSPS accuracy⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
DNL	Differential non linearity ⁽²⁾	-	-2	-	2	LSB
INL	Integral non linearity ⁽³⁾	CL ≤ 50 pF, no RL	-5	-	5	
TUE	Total unadjusted error	CL ≤ 50 pF, no RL	-5	-	5	
DCS	Dynamic code spike	Spike amplitude on DAC voltage when DAC output value is decreasing	-	0	4	

1. Guaranteed by design - Not tested in production.
2. Difference between two consecutive codes - 1 LSB.
3. Difference between measured value at code i and the value at code i on a line drawn between code 0 and last code 4095. Offset error is included.

5.3.20 Voltage reference buffer characteristics

Table 72. VREFBUF characteristics⁽¹⁾

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
V_{DDA}	Analog supply voltage	Normal mode	VRS = 00	2.4	-	3.6	V
			VRS = 01	2.8	-	3.6	
			VRS = 10	3.135	-	3.6	
		Degraded mode ⁽²⁾	VRS = 00	1.65	-	2.4	
			VRS = 01	1.65	-	2.8	
			VRS = 10	1.65	-	3.135	
V_{REFBUF_OUT}	Voltage reference output	Normal mode	VRS = 00	2.044	2.048	2.052	V
			VRS = 01	2.496	2.5	2.504	
			VRS = 10	2.896	2.9	2.904	
		Degraded mode ⁽²⁾	VRS = 00	$V_{DDA} - 250 \text{ mV}$	-	V_{DDA}	
			VRS = 01	$V_{DDA} - 250 \text{ mV}$	-	V_{DDA}	
			VRS = 10	$V_{DDA} - 250 \text{ mV}$	-	V_{DDA}	
V_{REFOUT_TEMP}	Voltage reference output spread over the temperature range	$V_{DDA} = 3 \text{ V}$		-	-	See Figure 31 , Figure 32 , Figure 33	mV
TRIM	Trim step resolution	-		-	±0.05	±0.1	%
CL	Load capacitor	-		0.5	1	1.5	μF
esr	Equivalent Serial Resistor of Cload	-		-	-	2	Ω
I_{load}	Static load current	-		-	-	6.5	mA
$I_{line_reg}^{(3)}$	Line regulation	-		-	1000	2000	ppm/V
I_{load_reg}	Load regulation	$500 \mu\text{A} \leq I_{load} \leq 4 \text{ mA}$	Normal mode	-	50	500	ppm/mA
T_{Coeff}	Temperature coefficient	$-40^\circ\text{C} < T_J < +125^\circ\text{C}$		-	-	$T_{coeff_vr_efint} + 50^{(4)}$	ppm/°C
		$0^\circ\text{C} < T_J < +50^\circ\text{C}$		-	-		
PSRR	Power supply rejection	DC		40	55	-	dB
		100 kHz		25	40	-	
t_{START}	Start-up time	$CL = 0.5 \mu\text{F}^{(5)}$		-	300	350	μs
		$CL = 1.1 \mu\text{F}^{(5)}$		-	500	650	
		$CL = 1.5 \mu\text{F}^{(5)}$		-	650	800	

Table 72. VREFBUF characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
I_{INRUSH}	Control of maximum DC current drive on VREFBUF_OUT during start-up phase ⁽⁶⁾	-	-	8	-	mA
$I_{DDA(VREFBUF)}$	VREFBUF consumption from V_{DDA}	$I_{load} = 0 \mu A$	-	16	25	μA
		$I_{load} = 500 \mu A$	-	18	30	
		$I_{load} = 4 mA$	-	35	50	
		$I_{load} = 6.5 mA$	-	45	80	

1. Guaranteed by design, unless otherwise specified.
2. In degraded mode, the voltage reference buffer can not maintain accurately the output voltage which follows (V_{DDA} - drop voltage).
3. Line regulation is given for overall supply variation, in normal mode.
4. $T_{coeff_vrefint}$ refer to T_{coeff} parameter in the embedded voltage reference section.
5. The capacitive load must include a 100 nF low ESR capacitor in order to cut-off the high frequency noise.
6. To correctly control the VREFBUF inrush current during start-up phase and scaling change, the V_{DDA} voltage should be in the range [2.4 V to 3.6 V], [2.8 V to 3.6 V] and [3.135 V to 3.6 V] respectively for $VRS=0,1$ and 2.


Figure 31. V_{REFOUT} TEMP in case $VRS = 00$ 

Figure 32. V_{REFOUT} TEMP in case VRS = 01





Figure 33. V_{REFOUT} TEMP in case VRS = 10



5.3.21 Comparator characteristics

Table 73. COMP characteristics⁽¹⁾

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
V _{DDA}	Analog supply voltage	-		1.62	-	3.6	V
V _{IN}	Comparator input voltage range	-		0	-	V _{DDA}	
V _{BG} ⁽²⁾	Scaler input voltage	-		VREFINT			
V _{SC} ⁽³⁾	Scaler offset voltage	-		-	±5	±10	mV
I _{DDA} (SCALER)	Scaler static consumption from V _{DDA}	BRG_EN=0 (bridge disable)		-	200	300	nA
		BRG_EN=1 (bridge enable)		-	0.8	1	μA
t _{START_SCALER}	Scaler startup time	-		-	100	200	μs
t _{START}	Comparator startup time to reach propagation delay specification	-		-	-	5	μs
t _D ⁽⁴⁾	Propagation delay for 200 mV step with 100 mV overdrive	50pF load on output	V _{DDA} < 2.7 V	-	-	35	ns
			V _{DDA} ≥2.7 V	-	16.7	31	ns
V _{offset} ⁽³⁾	Comparator offset error	Full V _{DDA} voltage range, full temperature range		-9	-6/+2	3	mV
V _{hys}	Comparator hysteresis	HYST[2:0] = 0		-	0	-	mV
		HYST[2:0] = 1		4	9	16	
		HYST[2:0] = 2		7	18	32	
		HYST[2:0] = 3		11	27	47	
		HYST[2:0] = 4		15	36	63	
		HYST[2:0] = 5		19	45	79	
		HYST[2:0] = 6		23	54	95	
I _{DDA} (COMP)	Comparator consumption from V _{DDA}	Static		-	450	720	μA
		With 50 kHz ±100 mV overdrive square signal		-	450	-	

1. Guaranteed by design, unless otherwise specified.
2. Refer to [Table 20: Embedded internal voltage reference](#).
3. Guaranteed by characterization results.
4. Typical value (3V) is an average for all comparators propagation delay.

5.3.22 Operational amplifiers characteristics

Table 74. OPAMP characteristics^{(1) (2)}

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{DDA}	Analog supply voltage	-	2	3.3	3.6	V
CMIR	Common mode input range	-	0	-	V_{DDA}	V
$V_{I\text{OFFSET}}$	Input offset voltage	25 °C, No Load on output.	-	-	± 1.5	mV
		All voltage/temperature.	-	-	± 3	
$\Delta V_{I\text{OFFSET}}$	Input offset voltage drift	-	-	± 10	-	$\mu\text{V}/^\circ\text{C}$
TRIMOFFSE TP	Offset trim step at low common input voltage ($0.1 \times V_{DDA}$)	-	-	1.1	1.2	mV
TRIMOFFSE TN	Offset trim step at high common input voltage ($0.9 \times V_{DDA}$)	-	-	1.3	1.65	
I_{LOAD}	Drive current	-	-	-	500	μA
I_{LOAD_PGA}	Drive current in PGA mode	-	-	-	270	μA
C_{LOAD}	Capacitive load	-	-	-	50	pF
CMRR	Common mode rejection ratio	-	-	60	-	dB
PSRR	Power supply rejection ratio	$C_{LOAD} \leq 50 \text{ pf}$, $R_{LOAD} \geq 4 \text{ k}\Omega$ DC $V_{com}=V_{DDA}/2$	-	80	-	dB
GBW	Gain Bandwidth Product	$100\text{mV} \leq \text{Output dynamic range} \leq V_{DDA} - 100\text{mV}$	7	13	-	MHz
$SR^{(3)}$	Slew rate (from 10 and 90% of output voltage)	Normal mode	2.5	6.5	-	V/ μs
		High-speed mode	18	45	-	
AO	Open loop gain	$100\text{mV} \leq \text{Output dynamic range} \leq V_{DDA} - 100\text{mV}$	65	95	-	dB
		$200\text{mV} \leq \text{Output dynamic range} \leq V_{DDA} - 200\text{mV}$	75	95	-	
$V_{OHSAT}^{(3)}$	High saturation voltage	$I_{load} = \text{max}$ or $R_{load} = \text{min}$ Input at V_{DDA} . Follower mode	$V_{DDA} - 100$	-	-	mV
$V_{OLSAT}^{(3)}$	Low saturation voltage	$I_{load} = \text{max}$ or $R_{load} = \text{min}$ Input at 0. Follower mode	-	-	100	
ϕ_m	Phase margin	Follower mode, $V_{com}=V_{DDA}/2$	-	65	-	$^\circ$
GM	Gain margin	Follower mode, $V_{com}=V_{DDA}/2$	-	10	-	dB


Table 74. OPAMP characteristics^{(1) (2)} (continued)

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
t_{WAKEUP}	Wake up time from OFF state.	Normal mode	$C_{\text{LOAD}} \leq 50 \text{ pf}$, $R_{\text{LOAD}} \geq 4 \text{ k}\Omega$ follower configuration	-	3	6	μs
		High-speed mode	$C_{\text{LOAD}} \leq 50 \text{ pf}$, $R_{\text{LOAD}} \geq 20 \text{ k}\Omega$ follower configuration	-	3	6	
I_{bias}	OPAMP input bias current	See I_{leak} parameter in Table 53: I/O static characteristics for given pin.					
PGA gain	Non inverting gain value ⁽⁴⁾	PGA Gain = 2 $0.1 \leq \text{Out dynamic range} \leq V_{\text{DDA}} - 0.1$	$V_{\text{DDA}} < 2.2$	-2	-	2	%
			$V_{\text{DDA}} \geq 2.2$	-1	-	1	
		PGA Gain=4, $100\text{mV} \leq \text{Output dynamic range} \leq V_{\text{DDA}} - 100\text{mV}$		-1	-	1	
		PGA Gain=8 $100\text{mV} \leq \text{Output dynamic range} \leq V_{\text{DDA}} - 100\text{mV}$		-1	-	1	
		PGA Gain=16, $100\text{mV} \leq \text{Output dynamic range} \leq V_{\text{DDA}} - 100\text{mV}$		-1	-	1	
		PGA Gain=32 $200\text{mV} \leq \text{Output} \leq V_{\text{DDA}} - 200\text{mV}$		-2	-	2	
		PGA Gain=64 $200\text{mV} \leq \text{Output dynamic range} \leq V_{\text{DDA}} - 200\text{mV}$		-2	-	2	
	Inverting gain value	PGA Gain = -1 $100\text{mV} \leq \text{Output dynamic range} \leq V_{\text{DDA}} - 100\text{mV}$	$V_{\text{DDA}} < 2.2$	-2	-	2	%
			$V_{\text{DDA}} \geq 2.2$	-1	-	1	
		PGA Gain=-3, $100\text{mV} \leq \text{Output dynamic range} \leq V_{\text{DDA}} - 100\text{mV}$		-1	-	1	
		PGA Gain=-7 $100\text{mV} \leq \text{Output dynamic range} \leq V_{\text{DDA}} - 100\text{mV}$		-1	-	1	
		PGA Gain=-15, $100\text{mV} \leq \text{Output dynamic range} \leq V_{\text{DDA}} - 100\text{mV}$		-1	-	1	
		PGA Gain=-31 $200\text{mV} \leq \text{Output} \leq V_{\text{DDA}} - 200\text{mV}$		-2	-	2	
		PGA Gain=-63 $200\text{mV} \leq \text{Output dynamic range} \leq V_{\text{DDA}} - 200\text{mV}$		-5	-	2	

Table 74. OPAMP characteristics^{(1) (2)} (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
R _{network}	R2/R1 internal resistance values in non-inverting PGA mode ⁽⁵⁾	PGA Gain = 2	-	10/10	-	kΩ/kΩ
		PGA Gain = 4	-	30/10	-	
		PGA Gain = 8	-	70/10	-	
		PGA Gain = 16	-	150/10	-	
		PGA Gain = 32	-	310/10	-	
		PGA Gain = 64	-	630/10	-	
	R2/R1 internal resistance values in inverting PGA mode ⁽⁵⁾	PGA Gain = -1	-	10/10	-	
		PGA Gain = -3	-	30/10	-	
		PGA Gain = -7	-	70/10	-	
		PGA Gain = -15	-	150/10	-	
		PGA Gain = -31	-	310/10	-	
		PGA Gain = -63	-	630/10	-	
Delta R	Resistance variation (R1 or R2)	-	-15	-	+15	%
PGA BW	PGA bandwidth for different non inverting gain	Gain = 2	-	GBW/2	-	MHz
		Gain = 4	-	GBW/4	-	
		Gain = 8	-	GBW/8	-	
		Gain = 16	-	GBW/16	-	
		Gain = 32	-	GBW/32	-	
		Gain = 64	-	GBW/64	-	
	PGA bandwidth for different inverting gain	Gain = -1	-	GBW/2	-	MHz
		Gain = -3	-	GBW/4	-	
		Gain = -7	-	GBW/8	-	
		Gain = -15	-	GBW/16	-	
		Gain = -31	-	GBW/32	-	
		Gain = -63	-	GBW/64	-	
eN	Voltage noise density	at 1 kHz, Output loaded with 4 kΩ	-	250	-	nV/√Hz
		at 10 kHz, Output loaded with 4 kΩ	-	90	-	
I _{DDA} (OPAMP)	OPAMP consumption from V _{DDA}	Normal mode	No load, follower mode	1.3	2.2	mA
		High-speed mode		1.4	2.6	
T _{S_OPAMP_VO_{UT}}	ADC sampling time when reading the OPAMP output. OPAINTOEN=1	V _{DDA} < 2V	300	-	-	ns
		V _{DDA} ≥ 2V	200	-	-	
I _{DDA} (OPAMPINT)	OPAMP consumption from V _{DDA} . OPAINTOEN=1	Normal mode	no load, follower mode	0.45	0.7	mA
		High-speed mode		0.5	0.8	

1. Guaranteed by design, unless otherwise specified.
2. Data guaranteed on normal and high speed mode unless otherwise specified.
3. Guaranteed by characterization results.
4. Valid also for inverting gain configuration with external bias.
5. R2 is the internal resistance between OPAMP output and OPAMP inverting input. R1 is the internal resistance between OPAMP inverting input and ground. The PGA gain $= 1 + R2/R1$

Figure 34. OPAMP noise density @ 25°C

5.3.23 Temperature sensor characteristics

Table 75. TS characteristics

Symbol	Parameter	Min	Typ	Max	Unit
$T_L^{(1)}$	V_{TS} linearity with temperature	-	± 1	± 2	$^{\circ}\text{C}$
Avg_Slope ⁽¹⁾	Average slope	2.3	2.5	2.7	mV/ $^{\circ}\text{C}$
V_{30}	Voltage at 30 $^{\circ}\text{C}$ (± 5 $^{\circ}\text{C}$) ⁽²⁾	0.742	0.76	0.785	V
$t_{\text{START-RUN}}^{(1)}$	Start-up time in Run mode (start-up of buffer)	-	8	15	μs
$t_{\text{START-CONT}}^{(3)}$	Start-up time when entering in continuous mode	-	70	120	μs
$t_{S_temp}^{(1)}$	ADC sampling time when reading the temperature	5	-	-	μs
$I_{DD(TS)}^{(1)}$	Temperature sensor consumption from V_{DD} , when selected by ADC	-	4.7	7	μA

1. Guaranteed by design - Not tested in production.
2. Measured at $V_{DDA} = 3.0 \text{ V} \pm 10 \text{ mV}$. The V_{30} ADC conversion result is stored in the TS_CAL1 byte. Refer to [Table 5: Temperature sensor calibration values](#).
3. Continuous mode means RUN mode or Temperature Sensor ON.

5.3.24 V_{BAT} monitoring characteristics

Table 76. V_{BAT} monitoring characteristics⁽¹⁾

Symbol	Parameter	Min	Typ	Max	Unit
R	Resistor bridge for V_{BAT}	-	3x39	-	k Ω
Q	Ratio on V_{BAT} measurement	-	3	-	-
$E_r^{(2)}$	Error on Q	-10	-	10	%
$t_{S_vbat}^{(2)}$	ADC sampling time when reading the	12	-	-	μs

1. $1.55 \text{ V} < V_{BAT} < 3.6 \text{ V}$.
2. Guaranteed by design - Not tested in production.

Table 77. V_{BAT} charging characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
R_{BC}	Battery charging resistor	VBRS = 0	-	5	-	k Ω
		VBRS = 1	-	1.5	-	

5.3.25 Timer characteristics

The parameters given in the following tables are guaranteed by design.

Refer to [Section 5.3.14: I/O port characteristics](#) for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 78. TIMx⁽¹⁾ characteristics⁽²⁾

Symbol	Parameter	Conditions	Min	Max	Unit
$t_{res(TIM)}$	Timer resolution time	-	1	-	$t_{TIMxCLK}$
		$f_{TIMxCLK} = 170\text{ MHz}$	5.88	-	ns
f_{EXT}	Timer external clock frequency on CH1 to CH4	-	0	$f_{TIMxCLK}/2$	MHz
		$f_{TIMxCLK} = 170\text{ MHz}$	0	85	MHz
Res_{TIM}	Timer resolution	TIMx (except TIM2)	-	16	bit
		TIM2	-	32	
$t_{COUNTER}$	16-bit counter clock period	-	1	65536	$t_{TIMxCLK}$
		$f_{TIMxCLK} = 170\text{ MHz}$	0.00588	385.5	μs
t_{MAX_COUNT}	Maximum possible count with 32-bit counter	-	-	65536×65536	$t_{TIMxCLK}$
		$f_{TIMxCLK} = 170\text{ MHz}$	-	25.26	s
f_{ENC}	Encoder frequency on TI1 and TI2 input pins	-	0	$f_{TIMxCLK}/4$	MHz
		$f_{TIMxCLK} = 170\text{ MHz}$	0	42.5	MHz
$t_{W(INDEX)}$	Index pulsewidth on ETR input	-	2	-	Tck
$t_{W(TI1, TI2)}$	Min pulsewidth on TI1 and TI2 inputs in all encoder modes except directional clock x1	-	2	-	Tck
	Min pulsewidth on TI1 and TI2 inputs in directional clock x1	-	3	-	Tck

1. TIMx is used as a general term in which x stands for 1,2,3,4,6,7,8,15,16, or 17.

2. Guaranteed by design - Not tested in production.

Table 79. IWDG min/max timeout period at 32 kHz (LSI)⁽¹⁾⁽²⁾

Prescaler divider	PR[2:0] bits	Min timeout RL[11:0]= 0x000	Max timeout RL[11:0]= 0xFFFF	Unit
/4	0	0.125	512	ms
/8	1	0.250	1024	
/16	2	0.500	2048	
/32	3	1.0	4096	
/64	4	2.0	8192	
/128	5	4.0	16384	
/256	6 or 7	8.0	32768	

1. Guaranteed by design - Not tested in production.
2. The exact timings still depend on the phasing of the APB interface clock versus the LSI clock so that there is always a full RC period of uncertainty.

Table 80. WWDG min/max timeout value at 170 MHz (PCLK)⁽¹⁾

Prescaler	WDGTB	Min timeout value	Max timeout value	Unit
1	0	0.0241	1.542	ms
2	1	0.0482	3.084	
4	2	0.0964	6.168	
8	3	0.1928	12.336	

1. Guaranteed by design - Not tested in production.

5.3.26 Communication interfaces characteristics

I²C interface characteristics

The I2C interface meets the timings requirements of the I²C-bus specification and user manual rev. 03 for:

- Standard-mode (Sm): with a bit rate up to 100 kbit/s
- Fast-mode (Fm): with a bit rate up to 400 kbit/s
- Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s.

The I2C timings requirements are guaranteed by design when the I2C peripheral is properly configured (refer to reference manual RM0440 "STM32G4 Series advanced Arm[®]-based 32-bit MCUs") and when the I2CCLK frequency is greater than the minimum shown in the table below.

Table 81. Minimum I2CCLK frequency in all I2C modes

Symbol	Parameter	Condition		Min	Unit
f(I2CCLK)	I2CCLK frequency	Standard mode		2	MHz
		Fast-mode	Analog Filtre ON DNF=0	8	
			Analog Filtre OFF DNF=1	9	
		Fast-mode Plus	Analog Filtre ON DNF=0	17	
			Analog Filtre OFF DNF=1	16	

The SDA and SCL I/O requirements are met with the following restrictions:

- The SDA and SCL I/O pins are not “true” open-drain. When configured as open-drain, the PMOS connected between the I/O pin and V_{DDIOx} is disabled, but is still present.
- The 20mA output drive requirement in Fast-mode Plus is supported partially. This limits the maximum load C_{load} supported in Fm+, which is given by these formulas:
 - $t_r(SDA/SCL) = 0.8473 \times R_p \times C_{load}$
 - $R_p(min) = (V_{DD} - V_{OL(max)}) / I_{OL(max)}$

Where R_p is the I2C lines pull-up. Refer to [Section 5.3.14: I/O port characteristics](#) for the I2C I/Os characteristics.

All I2C SDA and SCL I/Os embed an analog filter. Refer to [Table 82](#) below for the analog filter characteristics:

Table 82. I2C analog filter characteristics⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t_{AF}	Maximum pulse width of spikes that are suppressed by the analog filter	50 ⁽²⁾	90 ⁽³⁾	ns

- Guaranteed by design - Not tested in production.
- Spikes with widths below $t_{AF(min)}$ are filtered.
- Spikes with widths above $t_{AF(max)}$ are not filtered

SPI characteristics

Unless otherwise specified, the parameters given in [Table 83](#) for SPI are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and supply voltage conditions summarized in [Table 17: General operating conditions](#).

- Output speed is set to $OSPEEDRy[1:0] = 11$
- Capacitive load $C = 30$ pF
- Measurement points are done at CMOS levels: $0.5 \times V_{DD}$

Refer to [Section 5.3.14: I/O port characteristics](#) for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI).

Table 83. SPI characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max ⁽²⁾	Unit
f_{SCK} $1/t_{c(SCK)}$	SPI clock frequency	Master mode $2.7\text{ V} < V_{DD} < 3.6\text{ V}$ Voltage Range V1	-	-	75	MHz
		Master mode $1.71\text{ V} < V_{DD} < 3.6\text{ V}$ Voltage Range V1			50	
		Master transmitter mode $1.71\text{ V} < V_{DD} < 3.6\text{ V}$ Voltage Range V1			50	
		Slave receiver mode $1.71\text{ V} < V_{DD} < 3.6\text{ V}$ Voltage Range V1			50	
		Slave mode transmitter/full duplex $2.7\text{ V} < V_{DD} < 3.6\text{ V}$ Voltage Range V1			41	
		Slave mode transmitter/full duplex $1.71\text{ V} < V_{DD} < 3.6\text{ V}$ Voltage Range V1			27	
		$1.71\text{ V} < V_{DD} < 3.6\text{ V}$ Voltage Range V2			13	
$t_{su(NSS)}$	NSS setup time	Slave mode	$4 \cdot T_{pclk}$	-	-	-
$t_{h(NSS)}$	NSS hold time	Slave mode	$2 \cdot T_{pclk}$	-	-	-
$t_{w(SCKH)}$ $t_{w(SCKL)}$	SCK high and low time	Master mode, SPI prescaler = 2	$T_{pclk} - 1$	T_{pclk}	$T_{pclk} + 1$	ns
$t_{su(MI)}$	Data input setup time	Master mode	4	-	-	ns
$t_{su(SI)}$		Slave mode	3	-	-	
$t_{h(MI)}$	Data input hold time	Master mode	5.5	-	-	ns
$t_{h(SI)}$		Slave mode	1	-	-	
$t_{a(SO)}$	Data output access time	Slave mode	9	-	34	ns
$t_{dis(SO)}$	Data output disable time	Slave mode	9	-	16	ns

Table 83. SPI characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Typ	Max ⁽²⁾	Unit
$t_{V(SO)}$	Data output valid time	Slave mode $2.7\text{ V} < V_{DD} < 3.6\text{ V}$ Voltage Range V1	-	9	12	ns
		Slave mode $1.71\text{ V} < V_{DD} < 3.6\text{ V}$ Voltage Range V1	-	9	18	
		Slave mode $1.71\text{ V} < V_{DD} < 3.6\text{ V}$ Voltage Range V2	-	13	22	
$t_{V(MO)}$		Master mode	-	3.5	4.5	
$t_{h(SO)}$	Data output hold time	Slave mode $1.71\text{ V} < V_{DD} < 3.6\text{ V}$	6	-	-	
		Slave mode Range V2	9	-	-	
$t_{h(MO)}$		Master mode	2	-	-	

- Guaranteed by characterization results.
- The maximum frequency in Slave transmitter mode is determined by the sum of $t_{V(SO)}$ and $t_{su(MI)}$ which has to fit into SCK low or high-phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having $t_{su(MI)} = 0$ while $\text{Duty}(SCK) = 50\%$.

Figure 35. SPI timing diagram - slave mode and CPHA = 0






Figure 36. SPI timing diagram - slave mode and CPHA = 1



1. Measurement points are done at CMOS levels: 0.3 V_{DD} and 0.7 V_{DD} .

Figure 37. SPI timing diagram - master mode



1. Measurement points are done at CMOS levels: 0.3 V_{DD} and 0.7 V_{DD} .

I2S characteristics

Unless otherwise specified, the parameters given in [Table 84](#) for I2S are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in [Table 17: General operating conditions](#), with the following configuration:

- Output speed is set to $OSPEEDRy[1:0] = 10$
- Capacitive load $C=30pF$
- Measurement points are done at CMOS levels: $0.5 V_{DD}$

Refer to [Section 5.3.14: I/O port characteristics](#) for more details on the input/output alternate function characteristics (CK,SD,WS).

Table 84. I2S characteristics⁽¹⁾

Symbol	Parameter	Conditions		Min	Max	Unit
f _{MCLK}	I2S Main clock output	-		256x8 K	256 *Fs ⁽²⁾	MHz
f _{CK}	I2S clock frequency	Master data		-	64xFs	MHz
		Slave data		-	64xFs	
D _{CK}	I2S clock frequency duty cycle	Slave receiver		30	70	%
t _{v(WS)}	WS valid time	Master mode		-	2	ns
t _{h(WS)}	WS hold time	Master mode		3	-	
		Slave mode		2	-	
t _{su(WS)}	WS setup time	Slave mode		4	-	
t _{su(SD_MR)}	Data input setup time	Master receiver		3	-	
t _{su(SD_SR)}		Slave receiver		4	-	
t _{h(SD_MR)}	Data input hold time	Master receiver		5	-	
t _{h(SD_SR)}		Slave receiver		2	-	
t _{v(SD_ST)}	Data output valid time	Slave transmitter (after enable edge)	2.7 V ≤ V _{DD} ≤ 3.6 V	-	15	
			1.65 V ≤ V _{DD} ≤ 3.6 V	-	22	
t _{v(SD_MT)}		Master transmitter (after enable edge)		-	2	
t _{h(SD_ST)}	Data output hold time	Slave transmitter (after enable edge)		7	-	
t _{h(SD_MT)}		Master transmitter (after enable edge)		1	-	

1. Guaranteed by characterization results, not tested in production.

2. $256x F_s$ maximum is 49.152 MHz.

Note: Refer to the reference manual RM0440 "STM32G4 Series advanced Arm®-based 32-bit MCUs" I2S section for more details about the sampling frequency (F_s), f_{MCK} , f_{CK} , D_{CK} values reflect only the digital peripheral behavior, source clock precision might slightly change the values D_{CK} depends mainly on ODD bit value. Digital contribution leads to a min of $(I2SDIV/(2*I2SDIV+ODD))$ and a max $(I2SDIV+ODD)/(2*I2SDIV+ODD)$ and F_s max supported for each mode/condition.

SAI characteristics

Unless otherwise specified, the parameters given in [Table 85](#) for SAI are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in [Table 17: General operating conditions](#), with the following configuration:

- Output speed is set to $OSPEEDRy[1:0] = 10$
- Capacitive load $C = 30$ pF
- Measurement points are done at CMOS levels: $0.5 \times V_{DD}$

Refer to [Section 5.3.14: I/O port characteristics](#) for more details on the input/output alternate function characteristics (CK,SD,FS).

Table 85. SAI characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
f_{MCLK}	SAI Main clock output	-	-	50	MHz
f_{CK}	SAI clock frequency ⁽²⁾	Master transmitter $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ Voltage Range 1	-	33	MHz
		Master transmitter $1.71\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ Voltage Range 1	-	22	
		Master receiver Voltage Range 1	-	22	
		Slave transmitter $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ Voltage Range 1	-	45	
		Slave transmitter $1.71\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ Voltage Range 1	-	29	
		Slave receiver Voltage Range 1	-	50	
		Slave transmitter Voltage Range 2	-	13	
$t_{V(FS)}$	FS valid time	Master mode $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	-	15	ns
		Master mode $1.71\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	-	22	
$t_{h(FS)}$	FS hold time	Master mode	10	-	ns
$t_{su(FS)}$	FS setup time	Slave mode	2	-	ns
$t_{h(FS)}$	FS hold time	Slave mode	1	-	ns
$t_{su(SD_A_MR)}$	Data input setup time	Master receiver	2.5	-	ns
$t_{su(SD_B_SR)}$		Slave receiver	1	-	
$t_{h(SD_A_MR)}$	Data input hold time	Master receiver	5	-	ns
$t_{h(SD_B_SR)}$		Slave receiver	1	-	
$t_{V(SD_B_ST)}$	Data output valid time	Slave transmitter (after enable edge) $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	-	11	ns
		Slave transmitter (after enable edge) $1.71\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	-	17	
		Slave transmitter (after enable edge) voltage range V2	-	20	
$t_{h(SD_B_ST)}$	Data output hold time	Slave transmitter (after enable edge)	10	-	ns

Table 85. SAI characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Max	Unit
$t_{v(SD_A_MT)}$	Data output valid time	Master transmitter (after enable edge) $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	-	14	ns
		Master transmitter (after enable edge) $1.71\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	-	21	
$t_{h(SD_A_MT)}$	Data output hold time	Master transmitter (after enable edge)	10	-	ns

1. Guaranteed by characterization results.

2. APB clock frequency must be at least twice SAI clock frequency.

Figure 38. SAI master timing waveforms





Figure 39. SAI slave timing waveforms



CAN (controller area network) interface

Refer to [Section 5.3.14: I/O port characteristics](#) for more details on the input/output alternate function characteristics (FDCANx_TX and FDCANx_RX).

USB characteristics

The device USB interface is fully compliant with the USB specification version 2.0 and is USB-IF certified (for Full-speed device operation).

Table 86. USB electrical characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{DD}	USB transceiver operating voltage		3.0 ⁽²⁾	-	3.6	V
t _{Crystal_less}	USB crystal less operation temperature		-15	-	85	°C
R _{PUI}	Embedded USB_DP pull-up value during idle		900	1250	1500	Ω
R _{PUR}	Embedded USB_PD pull-up value during reception		1400	2300	3200	
Z _{sDRV} ⁽³⁾	Output driver impedance ⁽⁴⁾	Driving high and low	28	36	44	Ω

1. TA = -40 to 125 °C unless otherwise specified.
2. The device USB functionality is ensured down to 2.7 V but not the full USB electrical characteristics, which are degraded in the 2.7-to-3.0 V voltage range.
3. Guarantee by design.
4. No external termination series resistors are required on USB_PD (D+) and USB_DM (D-); the matching impedance is already included in the embedded driver.

USART interface characteristics

Unless otherwise specified, the parameters given in [Table 87](#) for USART are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in [Table 87](#), with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C=30 pF
- Measurement points are done at CMOS levels: 0.5 V_{DD}

Refer to [Section 5.3.14: I/O port characteristics](#) for more details on the input/output alternate function characteristics (NSS, CK, TX, RX for USART).

Table 87. USART electrical characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f _{CK}	USART clock frequency	Master mode	-	-	21	MHz
		Slave mode	-	-	22	
t _{su} (NSS)	NSS setup time	Slave mode	t _{ker} + 2	-	-	ns
t _h (NSS)	NSS hold time	Slave mode	2	-	-	
t _w (CKH) t _w (CKL)	CK high and low time	Master mode	1/f _{ck} /2-1	1/f _{ck} /2	1/f _{ck} /2+1	ns
t _{su} (RX)	Data input setup time	Master mode	t _{ker} + 2	-	-	ns
		Slave mode	2	-	-	
t _h (RX)	Data input hold time	Master mode	1	-	-	
		Slave mode	0.5	-	-	

Table 87. USART electrical characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$t_v(TX)$	Data output valid time	Master mode	-	0.5	1.5	ns
		Slave mode	-	10	22	
$t_h(RX)$	Data output hold time	Master mode	0	-	-	
		Slave mode	7	-	-	

1. Based on characterization, not tested in production.

5.3.27 QUADSPI characteristics

Unless otherwise specified, the parameters given in [Table 88](#) and [Table 89](#) for Quad SPI are derived from tests performed under the ambient temperature, f_{AHB} frequency and V_{DD} supply voltage conditions summarized in [Table 17: General operating conditions](#), with the following configuration:

- Output speed is set to $OSPEEDRy[1:0] = 11$
- Capacitive load $C = 15$ or 20 pF
- Measurement points are done at CMOS levels: $0.5 \times V_{DD}$

Refer to [Section 5.3.14: I/O port characteristics](#) for more details on the input/output alternate function characteristics.

Table 88. Quad SPI characteristics in SDR mode⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
F(QCK)	Quad SPI clock frequency	$1.71 < V_{DD} < 3.6$ V, $C_{LOAD} = 15$ pF Voltage Range 1	-	-	50	MHz
		$1.71 < V_{DD} < 3.6$ V, $C_{LOAD} = 20$ pF Voltage Range 2	-	-	110	
$t_{w(CKH)}$	Quad SPI clock high and low time Even division	PRESCALER [7:0] $n = 0, 1, 3, 5...$	$t_{CK}/2 - 0.5$	-	$t_{CK}/2 + 1$	ns
$t_{w(CKL)}$			$t_{CK}/2 - 1$	-	$t_{CK}/2 + 0.5$	
$t_{w(CKH)}$	Quad SPI clock high and low time Odd division	PRESCALER [7:0] $n = 2, 4, 6, 8...$	$(n/2) * t_{CK} / (n+1) - 0.5$	-	$(n/2) * t_{CK} / (n+1) + 1$	
$t_{w(CKL)}$			$(n/2+1) * t_{CK} / (n+1) - 1$	-	$(n/2+1) * t_{CK} / (n+1) + 0.5$	
$t_{s(IN)}$	Data input setup time	$1.71 < V_{DD} < 3.6$ V	1	-	-	
$t_{h(IN)}$	Data input hold time	$1.71 < V_{DD} < 3.6$ V	5	-	-	
$t_v(OUT)$	Data output valid time	$1.71 < V_{DD} < 3.6$ V	-	1	1.5	
$t_h(OUT)$	Data output hold time	$1.71 < V_{DD} < 3.6$ V	0.5	-	-	

1. Guaranteed by characterization results.

Table 89. QUADSPI characteristics in DDR mode⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
F(QCK)	Quad SPI clock frequency	1.71 < V _{DD} < 3.6 V, C _{LOAD} = 15 pF Voltage Range 1	-	-	50	MHz
		1.71 < V _{DD} < 3.6 V, C _{LOAD} = 20 pF Voltage Range 2	-	-	70	
t _w (CKH)	Quad SPI clock high and low time	PRESCALER [7:0] n = 0, 1, 3, 5 ...	t _(CKY) /2	-	t _(CKY) /2+1	ns
t _w (CKL)			t _(CKY) /2-1	-	t _(CKY) /2	
t _w (CKH)	Quad SPI clock high and low time	PRESCALER [7:0] n = 2, 4, 6, 8...	(n/2)*t _(CKY) /(n+1)	-	(n/2)*t _(CKY) /(n+1) + 1	
t _w (CKL)			(n/2+1)*t _(CKY) /(n+1) - 1	-	(n/2+1)*t _(CKY) /(n+1)	
t _{sr} (IN)	Data input setup time on rising edge	1.71 < V _{DD} < 3.6 V	2	-	-	
t _{sf} (IN)	Data input setup time on falling edge	1.71 < V _{DD} < 3.6 V	2	-	-	
t _{hr} (IN)	Data input hold time on rising edge	1.71 < V _{DD} < 3.6 V	5	-	-	
t _{hf} (IN)	Data input hold time on falling edge	1.71 < V _{DD} < 3.6 V	5	-	-	
t _{vr} (OUT)	Data output valid time on rising edge	1.71 < V _{DD} < 3.6 V DHHC = 0	-	8.5	9	ns
		1.71 < V _{DD} < 3.6 V DHHC = 1		Thclk/2+1	Thclk/2+1.5	
t _{vf} (OUT)	Data output valid time	1.71 < V _{DD} < 3.6 V DHHC = 0	-	8	11	
		1.71 < V _{DD} < 3.6 V DHHC = 1		Thclk/2+1	Thclk/2+2	
t _{hr} (OUT)	Data output hold time on rising edge	1.71 < V _{DD} < 3.6 V DHHC = 0	2	-	-	
		1.71 < V _{DD} < 3.6 V DHHC = 1	Thclk/2+ 0.5	-	-	
t _{hf} (OUT)	Data output hold time on falling edge	1.71 < V _{DD} < 3.6 V DHHC = 0	3	-	-	
		1.71 < V _{DD} < 3.6 V DHHC = 1	Thclk/2+0.5	-	-	

1. Guaranteed by characterization results.

Figure 40. Quad SPI timing diagram - SDR mode





Figure 41. Quad SPI timing diagram - DDR mode



5.3.28 UCPD characteristics

UCPD1 controller complies with USB Type-C Rev.1.2 and USB Power Delivery Rev. 3.0 specifications.

Table 90. UCPD characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{DD}	UCPD operating supply voltage	Sink mode only	3.0	3.3	3.6	V
		Sink and source mode	3.135	3.3	3.465	V

6 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

6.1 Device marking


Refer to technical note “Reference device marking schematics for STM32 microcontrollers and microprocessors” (TN1433) available on www.st.com, for the location of pin 1 / ball A1 as well as the location and orientation of the marking areas versus pin 1 / ball A1.

Parts marked as “ES”, “E” or accompanied by an engineering sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

6.2 UFQFPN32 package information (A09E)

UFQFPN32 is a 32-pin, 5 x 5 mm, 0.5 mm pitch ultra thin fine pitch quad flat package.

Figure 42. UFQFPN32 - Outline




1. Drawing is not in scale.
2. Terminal A1 identifier and terminal numbering convention shall conform to JEP95 SPP-002. Terminal A1 identifier must be located within the zone indicated on the outline drawing.

Table 91. UFQFPN32 - Mechanical data

Symbol	millimeters			inches ⁽¹⁾		
	Min	Typ	Max	Min	Typ	Max
A ⁽²⁾	0.50	0.55	0.60	0.0197	0.0217	0.0236
A1 ⁽³⁾	0	-	0.05	0	-	0.0020
b ⁽⁴⁾	0.18	0.25	0.30	0.0071	0.0098	0.0118
D ⁽⁵⁾⁽⁶⁾	5.00 BSC			0.1969 BSC		
E ⁽⁵⁾⁽⁶⁾	5.00 BSC			0.1969 BSC		
e ⁽⁵⁾	0.50 BSC			0.0197 BSC		
N ⁽⁷⁾	32					
L	0.30	-	0.50	0.0118	-	0.0197
R	0.09	-	-	0.0035	-	-
aaa ⁽⁸⁾	0.15			0.0059		
bbb ⁽⁸⁾	0.10			0.0039		
ccc ⁽⁸⁾	0.10			0.0039		
ddd ⁽⁸⁾	0.05			0.0020		
eee ⁽⁸⁾	0.08			0.0031		

1. Values in inches are converted from mm and rounded to 4 decimal digits.
2. The profile height, A, is the distance from the seating plane to the highest point on the package. It is measured perpendicular to the seating plane.
3. A1 is the vertical distance from the bottom surface of the plastic body to the nearest metallized package feature.
4. Dimension b applies to metallized terminal. If the terminal has the optional radius on the other end of the terminal, the dimension b should not be measured in that radius area.
5. BSC stands for BASIC dimensions. It corresponds to the nominal value and has no tolerance. For tolerances refer to form and position table.
6. Dimensions D and E do not include mold protrusion, not to exceed 0,15mm.
7. N represents the total number of terminals.
8. Tolerance of form and position drawing.

Figure 43. UFQFPN32 - Footprint example




1. Dimensions are expressed in millimeters.

6.3 UFQFPN48 package information (A0B9)

This UFQFPN is a 48-lead, 7 x 7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package.

Figure 44. UFQFPN48 – Outline




1. Drawing is not to scale.
2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.
3. There is an exposed die pad on the underside of the UFQFPN48 package. It is recommended to connect and solder this back-side pad to PCB ground.

Table 92. UFQFPN48 – Mechanical data

Symbol	millimeters			inches ⁽¹⁾		
	Min	Typ	Max	Min	Typ	Max
A	0.500	0.550	0.600	0.0197	0.0217	0.0236
A1	0.000	0.020	0.050	0.0000	0.0008	0.0020
A3	-	0.152	-	-	0.0060	-
b	0.200	0.250	0.300	0.0079	0.0098	0.0118
D ⁽²⁾	6.900	7.000	7.100	0.2717	0.2756	0.2795
D1	5.400	5.500	5.600	0.2126	0.2165	0.2205
D2 ⁽³⁾	5.500	5.600	5.700	0.2165	0.2205	0.2244
E ⁽²⁾	6.900	7.000	7.100	0.2717	0.2756	0.2795
E1	5.400	5.500	5.600	0.2126	0.2165	0.2205
E2 ⁽³⁾	5.500	5.600	5.700	0.2165	0.2205	0.2244
e	-	0.500	-	-	0.0197	-
L	0.300	0.400	0.500	0.0118	0.0157	0.0197
ddd	-	-	0.080	-	-	0.0031

1. Values in inches are converted from mm and rounded to four decimal digits.
2. Dimensions D and E do not include mold protrusion, not exceed 0.15 mm.
3. Dimensions D2 and E2 are not in accordance with JEDEC.

Figure 45. UFQFPN48 – Footprint example



1. Dimensions are expressed in millimeters.

6.4 LQFP48 package information (5B)

This LQFP is a 48-pin, 7 x 7 mm low-profile quad flat package

Note: See list of notes in the notes section.

Figure 46. LQFP48 – Outline⁽¹⁵⁾





Table 93. LQFP48 – Mechanical data

Symbol	millimeters			inches ⁽¹⁴⁾		
	Min	Typ	Max	Min	Typ	Max
A	-	-	1.60	-	-	0.0630
A1 ⁽¹²⁾	0.05	-	0.15	0.0020	-	0.0059
A2	1.35	1.40	1.45	0.0531	0.0551	0.0571
b ⁽⁹⁾⁽¹¹⁾	0.17	0.22	0.27	0.0067	0.0087	0.0106
b1 ⁽¹¹⁾	0.17	0.20	0.23	0.0067	0.0079	0.0090
c ⁽¹¹⁾	0.09	-	0.20	0.0035	-	0.0079
c1 ⁽¹¹⁾	0.09	-	0.16	0.0035	-	0.0063
D ⁽⁴⁾	9.00 BSC			0.3543 BSC		
D1 ⁽²⁾⁽⁵⁾	7.00 BSC			0.2756 BSC		
E ⁽⁴⁾	9.00 BSC			0.3543 BSC		
E1 ⁽²⁾⁽⁵⁾	7.00 BSC			0.2756 BSC		
e	0.50 BSC			0.1970 BSC		
L	0.45	0.60	0.75	0.0177	0.0236	0.0295
L1	1.00 REF			0.0394 REF		
N ⁽¹³⁾	48					
θ	0°	3.5°	7°	0°	3.5°	7°
θ1	0°	-	-	0°	-	-
θ2	10°	12°	14°	10°	12°	14°
θ3	10°	12°	14°	10°	12°	14°
R1	0.08	-	-	0.0031	-	-
R2	0.08	-	0.20	0.0031	-	0.0079
S	0.20	-	-	0.0079	-	-
aaa ⁽¹⁾⁽⁷⁾	0.20			0.0079		
bbb ⁽¹⁾⁽⁷⁾	0.20			0.0079		
ccc ⁽¹⁾⁽⁷⁾	0.08			0.0031		
ddd ⁽¹⁾⁽⁷⁾	0.08			0.0031		

6.5 WLCSP64 package information (B0D3)

This WLCSP is a 64-ball, 3.56 x 3.52 mm, 0.4 mm pitch, wafer level chip scale package.

Figure 48. WLCSP64 - Outline




1. Drawing is not to scale.
2. Dimension is measured at the maximum bump diameter parallel to primary datum Z.
3. Primary datum Z and seating plane are defined by the spherical crowns of the bump.
4. Bump position designation per JESD 95-1, SPP-010.

Table 94. WLCSP64 - Mechanical data

Symbol	millimeters			inches ⁽¹⁾		
	Min	Typ	Max	Min	Typ	Max
A ⁽²⁾	-	-	0.59	-	-	0.023
A1	-	0.18	-	-	0.007	-
A2	-	0.38	-	-	0.015	-
A3 ⁽³⁾	-	0.025	-	-	0.001	-
b	0.23	0.25	0.28	0.009	0.010	0.011
D	3.55	3.56	3.57	0.140	0.140	0.141
E	3.50	3.52	3.54	0.138	0.139	0.139
e	-	0.40	-	-	0.016	-
e1	-	2.80	-	-	0.110	-
e2	-	2.80	-	-	0.110	-
F ⁽⁴⁾	-	0.380	-	-	0.015	-
G ⁽⁴⁾	-	0.360	-	-	0.014	-
aaa	-	-	0.10	-	-	0.004
bbb	-	-	0.10	-	-	0.004
ccc	-	-	0.10	-	-	0.004
ddd	-	-	0.05	-	-	0.002
eee	-	-	0.05	-	-	0.002

1. Values in inches are converted from mm and rounded to 4 decimal digits.
2. The maximum total package height is calculated by the RSS method (Root Sum Square) using nominal and tolerances values of A1 and A2.
3. Back side coating. Nominal dimension is rounded to the 3rd decimal place resulting from process capability.
4. Calculated dimensions are rounded to the 3rd decimal place

Figure 49. WLCSP64 - Footprint example



BGA_WLCSP_FT_V1

Table 95. WLCSP64 - Example of PCB design rules

Dimension	Recommended values
Pitch	0.4 mm
Dpad	0,225 mm
Dsm	0.290 mm typ. (depends on soldermask registration tolerance)
Stencil opening	0.250 mm
Stencil thickness	0.100 mm


WLCSP64 device marking

The following figure gives an example of topside marking orientation versus ball A1 identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

Figure 50. WLCSP64 top view example



6.6 LQFP64 package information (5W)

This LQFP is 64-pin, 10 x 10 mm low-profile quad flat package.

Note: See list of notes in the notes section.

Figure 51. LQFP64 - Outline⁽¹⁵⁾





Table 96. LQFP64 - Mechanical data

Symbol	millimeters			inches ⁽¹⁴⁾		
	Min	Typ	Max	Min	Typ	Max
A	-	-	1.60	-	-	0.0630
A1 ⁽¹²⁾	0.05	-	0.15	0.0020	-	0.0059
A2	1.35	1.40	1.45	0.0531	0.0551	0.0570
b ⁽⁹⁾⁽¹¹⁾	0.17	0.22	0.27	0.0067	0.0087	0.0106
b1 ⁽¹¹⁾	0.17	0.20	0.23	0.0067	0.0079	0.0091
c ⁽¹¹⁾	0.09	-	0.20	0.0035	-	0.0079
c1 ⁽¹¹⁾	0.09	-	0.16	0.0035	-	0.0063
D ⁽⁴⁾	12.00 BSC			0.4724 BSC		
D1 ⁽²⁾⁽⁵⁾	10.00 BSC			0.3937 BSC		
E ⁽⁴⁾	12.00 BSC			0.4724 BSC		
E1 ⁽²⁾⁽⁵⁾	10.00 BSC			0.3937 BSC		
e	0.50 BSC			0.1970 BSC		
L	0.45	0.60	0.75	0.0177	0.0236	0.0295
L1	1.00 REF			0.0394 REF		
N ⁽¹³⁾	64					
θ	0°	3.5°	7°	0°	3.5°	7°
θ1	0°	-	-	0°	-	-
θ2	10°	12°	14°	10°	12°	14°
θ3	10°	12°	14°	10°	12°	14°
R1	0.08	-	-	0.0031	-	-
R2	0.08	-	0.20	0.0031	-	0.0079
S	0.20	-	-	0.0079	-	-
aaa ⁽¹⁾	0.20			0.0079		
bbb ⁽¹⁾	0.20			0.0079		
ccc ⁽¹⁾	0.08			0.0031		
ddd ⁽¹⁾	0.08			0.0031		

Notes:

1. Dimensioning and tolerancing schemes conform to ASME Y14.5M-1994.
2. The Top package body size may be smaller than the bottom package size by as much as 0.15 mm.
3. Datums A-B and D to be determined at datum plane H.
4. To be determined at seating datum plane C.
5. Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash or protrusions is "0.25 mm" per side. D1 and E1 are Maximum plastic body size dimensions including mold mismatch.
6. Details of pin 1 identifier are optional but must be located within the zone indicated.
7. All Dimensions are in millimeters.
8. No intrusion allowed inwards the leads.
9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum "b" dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.
10. Exact shape of each corner is optional.
11. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
12. A1 is defined as the distance from the seating plane to the lowest point on the package body.
13. "N" is the number of terminal positions for the specified body size.
14. Values in inches are converted from mm and rounded to 4 decimal digits.
15. Drawing is not to scale.

Figure 52. LQFP64 - Footprint example

1. Dimensions are expressed in millimeters.

This LQFP is a 80 pin, 12 x 12 mm low-profile quad flat package.

See list of notes in the notes section.

Figure 53. LQFP80 - Outline⁽¹⁵⁾





Table 97. LQFP80 - Mechanical data

Dim.	mm			inches ⁽¹⁴⁾		
	Min	Typ	Max	Min	Typ	Max
A	-	-	1.60	-	-	0.0630
A1 ⁽¹²⁾	0.05	-	0.15	0.0020	-	0.0059
A2	1.35	1.40	1.45	0.0531	0.0551	0.0571
b ⁽⁹⁾⁽¹¹⁾	0.17	0.22	0.27	0.0067	0.0087	0.0106
b1 ⁽¹¹⁾	0.17	0.20	0.23	0.0067	0.0078	0.0090
c ⁽¹¹⁾	0.09	-	0.20	0.0038	-	0.0067
c1 ⁽¹¹⁾	0.09	-	0.16	0.0038	-	0.0063
D	14.00 BSC			0.5512 BSC		
D1	12.00 BSC			0.4724 BSC		
E	14.00 BSC			0.5512 BSC		
E1	12.00 BSC			0.4724 BSC		
e	0.50 BSC			0.0197 BSC		
L	0.45	0.60	0.75	0.0177	0.0236	0.0295
L1	1.00 REF			0.0394 REF		
N ⁽¹³⁾	80					
θ	0°	3.5°	7°	0°	3.5°	7°
θ1	0°	-	-	0°	-	-
θ2	10°	12°	14°	10°	12°	14°
θ3	10°	12°	14°	10°	12°	14°
R1	0.08	-	-	0.0031	-	-
R2	0.08	-	0.20	0.0031	-	0.0079
S	0.20	-	-	0.0079	-	-
aaa ⁽¹⁾	0.20			0.0079		
bbb ⁽¹⁾	0.20			0.0079		
ccc ⁽¹⁾	0.08			0.0031		
ddd ⁽¹⁾	0.08			0.0031		

Notes:

1. Dimensioning and tolerancing schemes conform to ASME Y14.5M-1994.
2. The Top package body size may be smaller than the bottom package size by as much as 0.15 mm.
3. Datums A-B and D to be determined at datum plane H.
4. To be determined at seating datum plane C.
5. Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash or protrusions is "0.25 mm" per side. D1 and E1 are Maximum plastic body size dimensions including mold mismatch.
6. Details of pin 1 identifier are optional but must be located within the zone indicated.
7. All Dimensions are in millimeters.
8. No intrusion allowed inwards the leads.
9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum "b" dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.
10. Exact shape of each corner is optional.
11. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
12. A1 is defined as the distance from the seating plane to the lowest point on the package body.
13. "N" is the number of terminal positions for the specified body size.
14. Values in inches are converted from mm and rounded to 4 decimal digits.
15. Drawing is not to scale.

Figure 54. LQFP80 - Footprint example

1. Dimensions are expressed in millimeters.

6.8 LQFP80 package information (1S)

This LQFP is a 80-pin, 14 x 14 mm low-profile quad flat package.

Note: See list of notes in the notes section.

Figure 55. LQFP80 - Outline⁽¹⁵⁾





Table 98. LQFP80 - Mechanical data

Symbol	millimeters			inches ⁽¹⁴⁾		
	Min	Typ	Max	Min	Typ	Max
A	-	-	1.60	-	-	0.0630
A1 ⁽¹²⁾	0.05	-	0.15	0.0020	-	0.0059
A2	1.35	1.40	1.45	0.0531	0.0551	0.0571
b ⁽⁹⁾⁽¹¹⁾	0.22	0.32	0.38	0.0087	0.0126	0.0150
b1 ⁽¹¹⁾	0.22	0.30	0.33	0.0087	0.0118	0.0130
c ⁽¹¹⁾	0.09	-	0.20	0.0035	-	0.0079
c1 ⁽¹¹⁾	0.09	-	0.16	0.0035	-	0.0063
D ⁽⁴⁾	16.00 BSC			0.6299 BSC		
D1 ⁽²⁾⁽⁵⁾	14.00 BSC			0.5512 BSC		
E ⁽⁴⁾	16.00 BSC			0.6299 BSC		
E1 ⁽²⁾⁽⁵⁾	14.00 BSC			0.5512 BSC		
e	0.65 BSC			0.0256 BSC		
L	0.45	0.60	0.75	0.0177	0.0236	0.0295
L1	1.00 REF			0.0394 REF		
N ⁽¹³⁾	80					
θ	0°	3.5°	7°	0°	3.5°	7°
θ1	0°	-	-	0°	-	-
θ2	10°	12°	14°	10°	12°	14°
θ3	10°	12°	14°	10°	12°	14°
R1	0.08	-	-	0.0031	-	-
R2	0.08	-	0.20	0.0031	-	0.0079
S	0.20	-	-	0.0079	-	-
aaa ⁽¹⁾⁽⁷⁾	0.20			0.0079		
bbb ⁽¹⁾⁽⁷⁾	0.20			0.0079		
ccc ⁽¹⁾⁽⁷⁾	0.10			0.0039		
ddd ⁽¹⁾⁽⁷⁾	0.13			0.0051		

Notes:

1. Dimensioning and tolerancing schemes conform to ASME Y14.5M-1994.
2. The Top package body size may be smaller than the bottom package size by as much as 0.15 mm.
3. Datums A-B and D to be determined at datum plane H.
4. To be determined at seating datum plane C.
5. Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash or protrusions is "0.25 mm" per side. D1 and E1 are Maximum plastic body size dimensions including mold mismatch.
6. Details of pin 1 identifier are optional but must be located within the zone indicated.
7. All Dimensions are in millimeters.
8. No intrusion allowed inwards the leads.
9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum "b" dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.
10. Exact shape of each corner is optional.
11. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
12. A1 is defined as the distance from the seating plane to the lowest point on the package body.
13. "N" is the number of terminal positions for the specified body size.
14. Values in inches are converted from mm and rounded to 4 decimal digits.
15. Drawing is not to scale.

Figure 56. LQFP80 - Footprint example

1. Dimensions are expressed in millimeters.

6.9 LQFP100 package information (1L)

This LQFP is 100 lead, 14 x 14 mm low-profile quad flat package.

Note: See list of notes in the notes section.

Figure 57. LQFP100 - Outline⁽¹⁵⁾





Table 99. LQFP100 - Mechanical data

Symbol	millimeters			inches ⁽¹⁴⁾		
	Min	Typ	Max	Min	Typ	Max
A	-	1.50	1.60	-	0.0590	0.0630
A1 ⁽¹²⁾	0.05	-	0.15	0.0019	-	0.0059
A2	1.35	1.40	1.45	0.0531	0.0551	0.0570
b ⁽⁹⁾⁽¹¹⁾	0.17	0.22	0.27	0.0067	0.0087	0.0106
b1 ⁽¹¹⁾	0.17	0.20	0.23	0.0067	0.0079	0.0090
c ⁽¹¹⁾	0.09	-	0.20	0.0035	-	0.0079
c1 ⁽¹¹⁾	0.09	-	0.16	0.0035	-	0.0063
D ⁽⁴⁾	16.00 BSC			0.6299 BSC		
D1 ⁽²⁾⁽⁵⁾	14.00 BSC			0.5512 BSC		
E ⁽⁴⁾	16.00 BSC			0.6299 BSC		
E1 ⁽²⁾⁽⁵⁾	14.00 BSC			0.5512 BSC		
e	0.50 BSC			0.0197 BSC		
L	0.45	0.60	0.75	0.177	0.0236	0.0295
L1 ⁽¹⁾⁽¹¹⁾	1.00			-	0.0394	-
N ⁽¹³⁾	100					
θ	0°	3.5°	7°	0°	3.5°	7°
θ1	0°	-	-	0°	-	-
θ2	10°	12°	14°	10°	12°	14°
θ3	10°	12°	14°	10°	12°	14°
R1	0.08	-	-	0.0031	-	-
R2	0.08	-	0.20	0.0031	-	0.0079
S	0.20	-	-	0.0079	-	-
aaa ⁽¹⁾	0.20			0.0079		
bbb ⁽¹⁾	0.20			0.0079		
ccc ⁽¹⁾	0.08			0.0031		
ddd ⁽¹⁾	0.08			0.0031		

Notes:

1. Dimensioning and tolerancing schemes conform to ASME Y14.5M-1994.
2. The Top package body size may be smaller than the bottom package size by as much as 0.15 mm.
3. Datums A-B and D to be determined at datum plane H.
4. To be determined at seating datum plane C.
5. Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash or protrusions is "0.25 mm" per side. D1 and E1 are Maximum plastic body size dimensions including mold mismatch.
6. Details of pin 1 identifier are optional but must be located within the zone indicated.
7. All Dimensions are in millimeters.
8. No intrusion allowed inwards the leads.
9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum "b" dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.
10. Exact shape of each corner is optional.
11. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
12. A1 is defined as the distance from the seating plane to the lowest point on the package body.
13. "N" is the number of terminal positions for the specified body size.
14. Values in inches are converted from mm and rounded to 4 decimal digits.
15. Drawing is not to scale.

Figure 58. LQFP100 - Footprint example

1. Dimensions are expressed in millimeters.

6.10 Thermal characteristics

The maximum chip-junction temperature, T_J max, in degrees Celsius, may be calculated using the following equation:

$$T_J \text{ max} = T_A \text{ max} + (P_D \text{ max} \times \Theta_{JA})$$

Where:

- T_A max is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in °C/W,
- P_D max is the sum of P_{INT} max and $P_{I/O}$ max ($P_D \text{ max} = P_{INT} \text{ max} + P_{I/O} \text{ max}$),
- P_{INT} max is the product of I_{DD} and V_{DD} , expressed in Watts. This is the maximum chip internal power.

$P_{I/O}$ max represents the maximum power dissipation on output pins where:

$$P_{I/O} \text{ max} = \sum (V_{OL} \times I_{OL}) + \sum ((V_{DDIOx} - V_{OH}) \times I_{OH}),$$

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

Table 100. Package thermal characteristics

Symbol	Parameter	Value	Unit
Θ_{JA}	Thermal resistance junction-ambient LQFP100 - 14 × 14 mm	45.4	°C/W
	Thermal resistance junction-ambient LQFP80 - 12 × 12 mm	49.6	
	Thermal resistance junction-ambient LQFP80 - 14 × 14 mm	47.5	
	Thermal resistance junction-ambient LQFP64 - 10 × 10 mm	51.1	
	Thermal resistance junction-ambient LQFP48 - 7 × 7 mm	57.7	
	Thermal resistance junction-ambient UFBGA64 - 5 × 5 mm	50.7	
	Thermal resistance junction-ambient UFQFPN48 - 7 × 7 mm	27.4	
	Thermal resistance junction-ambient UFQFPN32 - 5 × 5 mm	91.0	
	Thermal resistance junction-ambient WLCSP49 - pitch 0.4	49.6	

Table 100. Package thermal characteristics (continued)

Symbol	Parameter	Value	Unit
Θ_{JC}	Thermal resistance junction-case LQFP100 - 14 × 14 mm	8.1	°C/W
	Thermal resistance junction-case LQFP80 - 12 × 12 mm	9.6	
	Thermal resistance junction-case LQFP80 - 14 × 14 mm	9.1	
	Thermal resistance junction-case LQFP64 - 10 × 10 mm	9.8	
	Thermal resistance junction-case LQFP48 - 7 × 7 mm	11.7	
	Thermal resistance junction-case UFBGA64 - 5 × 5 mm	56.1	
	Thermal resistance junction-case UFQFPN48 - 7 × 7 mm	1.5 ⁽¹⁾ 8.6	
	Thermal resistance junction-case UFQFPN32 - 5 × 5 mm	30.5	
	Thermal resistance junction-case WLCSP49 - pitch 0.4	2.0	
Θ_{JB}	Thermal resistance junction-board LQFP100 - 14 × 14 mm	21.2	°C/W
	Thermal resistance junction-board LQFP80 - 12 × 12 mm	23.8	
	Thermal resistance junction-board LQFP80 - 14 × 14 mm	23.3	
	Thermal resistance junction-board LQFP64 - 10 × 10 mm	23.4	
	Thermal resistance junction-board LQFP48 - 7 × 7 mm	25.1	
	Thermal resistance junction-board UFBGA64 - 5 × 5 mm	19.9	
	Thermal resistance junction-board UFQFPN48 - 7 × 7 mm	11.4	
	Thermal resistance junction-board UFQFPN32 - 5 × 5 mm	37.5	
	Thermal resistance junction-board WLCSP49 - pitch 0.4	22.8	

1. Thermal resistance junction-case where the case is the bottom thermal pad on the UFQFPN package.

6.10.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org

6.10.2 Selecting the product temperature range

When ordering the microcontroller, the temperature range is specified in the ordering information scheme shown in [Section 7: Ordering information](#).

Each temperature range suffix corresponds to a specific guaranteed ambient temperature at maximum dissipation and, to a specific maximum junction temperature.

As applications do not commonly use the STM32G491xE at maximum dissipation, it is useful to calculate the exact power consumption and junction temperature to determine which temperature range is best suited to the application.

The following examples show how to calculate the temperature range needed for a given application.

Example 1: High-performance application

Assuming the following application conditions:

Maximum ambient temperature $T_{Amax} = 82\text{ °C}$ (measured according to JESD51-2),
 $I_{DDmax} = 50\text{ mA}$, $V_{DD} = 3.5\text{ V}$, maximum 20 I/Os used at the same time in output at low level with $I_{OL} = 8\text{ mA}$, $V_{OL} = 0.4\text{ V}$ and maximum 8 I/Os used at the same time in output at low level with $I_{OL} = 20\text{ mA}$, $V_{OL} = 1.3\text{ V}$

$$P_{INTmax} = 50\text{ mA} \times 3.5\text{ V} = 175\text{ mW}$$

$$P_{IOmax} = 20 \times 8\text{ mA} \times 0.4\text{ V} + 8 \times 20\text{ mA} \times 1.3\text{ V} = 272\text{ mW}$$

This gives: $P_{INTmax} = 175\text{ mW}$ and $P_{IOmax} = 272\text{ mW}$:

$$P_{Dmax} = 175 + 272 = 447\text{ mW}$$

Using the values obtained in T_{Jmax} is calculated as follows:

– For LQFP100, 42 °C/W

$$T_{Jmax} = 82\text{ °C} + (42\text{ °C/W} \times 447\text{ mW}) = 82\text{ °C} + 18.774\text{ °C} = 100.774\text{ °C}$$

This is within the range of the suffix 6 version parts ($-40 < T_J < 105\text{ °C}$) see [Section 7: Ordering information](#).

In this case, parts must be ordered at least with the temperature range suffix 6 (see [Section 7: Ordering information](#)).

Note: *With this given P_{Dmax} we can find the T_{Amax} allowed for a given device temperature range (order code suffix 6 or 7).*

$$\text{Suffix 6: } T_{Amax} = T_{Jmax} - (42\text{ °C/W} \times 447\text{ mW}) = 105 - 18.774 = 86.226\text{ °C}$$

$$\text{Suffix 3: } T_{Amax} = T_{Jmax} - (42\text{ °C/W} \times 447\text{ mW}) = 130 - 18.774 = 111.226\text{ °C}$$

Example 2: High-temperature application

Using the same rules, it is possible to address applications that run at high ambient temperatures with a low dissipation, as long as junction temperature T_J remains within the specified range.

Assuming the following application conditions:

Maximum ambient temperature $T_{Amax} = 100\text{ }^{\circ}\text{C}$ (measured according to JESD51-2),
 $I_{DDmax} = 20\text{ mA}$, $V_{DD} = 3.5\text{ V}$, maximum 20 I/Os used at the same time in output at low level with $I_{OL} = 8\text{ mA}$, $V_{OL} = 0.4\text{ V}$

$$P_{INTmax} = 20\text{ mA} \times 3.5\text{ V} = 70\text{ mW}$$

$$P_{IOmax} = 20 \times 8\text{ mA} \times 0.4\text{ V} = 64\text{ mW}$$

This gives: $P_{INTmax} = 70\text{ mW}$ and $P_{IOmax} = 64\text{ mW}$:

$$P_{Dmax} = 70 + 64 = 134\text{ mW}$$

Thus: $P_{Dmax} = 134\text{ mW}$

Using the values obtained in T_{Jmax} is calculated as follows:

– For LQFP100, $42\text{ }^{\circ}\text{C/W}$

$$T_{Jmax} = 100\text{ }^{\circ}\text{C} + (42\text{ }^{\circ}\text{C/W} \times 134\text{ mW}) = 100\text{ }^{\circ}\text{C} + 5.628\text{ }^{\circ}\text{C} = 105.628\text{ }^{\circ}\text{C}$$

This is above the range of the suffix 6 version parts ($-40 < T_J < 105\text{ }^{\circ}\text{C}$).

In this case, parts must be ordered at least with the temperature range suffix 3 (see [Section 7: Ordering information](#)) unless we reduce the power dissipation in order to be able to use suffix 6 parts.

7 Ordering information

Table 101. Ordering information scheme

Example:	STM32	G	491	V	E	T	6	xxx								
Device family																
STM32 = Arm-based 32-bit microcontroller																
Product type																
G = General-purpose																
Sub-family																
491 = STM32G491xC/xE																
Pin count																
K = 32 pins																
C = 48 pins																
R = 64 pins																
M = 80 pins																
V = 100 pins																
Code size																
C = 256 Kbytes																
E = 512 Kbytes																
Package																
I = UFBGA																
T = LQFP (pitch 0.5 mm)																
S = LQFP (pitch 0.65 mm)																
U = UFQFPN																
Y = WLCSP																
Temperature range																
6 = Industrial temperature range, - 40 to 85 °C (105 °C junction)																
3 = Industrial temperature range, - 40 to 125 °C (130 °C junction)																
Options																
xxx = programmed parts																
TR = tape and reel																

For a list of available options (memory, package, and so on) or for further information on any aspect of this device, contact the nearest ST sales office.

8 Important security notice

The STMicroelectronics group of companies (ST) places a high value on product security, which is why the ST product(s) identified in this documentation may be certified by various security certification bodies and/or may implement our own security measures as set forth herein. However, no level of security certification and/or built-in security measures can guarantee that ST products are resistant to all forms of attacks. As such, it is the responsibility of each of ST's customers to determine if the level of security provided in an ST product meets the customer needs both in relation to the ST product alone, as well as when combined with other components and/or software for the customer end product or application. In particular, take note that:

- ST products may have been certified by one or more security certification bodies, such as Platform Security Architecture (www.psacertified.org) and/or Security Evaluation standard for IoT Platforms (www.trustcb.com). For details concerning whether the ST product(s) referenced herein have received security certification along with the level and current status of such certification, either visit the relevant certification standards website or go to the relevant product page on www.st.com for the most up to date information. As the status and/or level of security certification for an ST product can change from time to time, customers should re-check security certification status/level as needed. If an ST product is not shown to be certified under a particular security standard, customers should not assume it is certified.
- Certification bodies have the right to evaluate, grant and revoke security certification in relation to ST products. These certification bodies are therefore independently responsible for granting or revoking security certification for an ST product, and ST does not take any responsibility for mistakes, evaluations, assessments, testing, or other activity carried out by the certification body with respect to any ST product.
- Industry-based cryptographic algorithms (such as AES, DES, or MD5) and other open standard technologies which may be used in conjunction with an ST product are based on standards which were not developed by ST. ST does not take responsibility for any flaws in such cryptographic algorithms or open technologies or for any methods which have been or may be developed to bypass, decrypt or crack such algorithms or technologies.
- While robust security testing may be done, no level of certification can absolutely guarantee protections against all attacks, including, for example, against advanced attacks which have not been tested for, against new or unidentified forms of attack, or against any form of attack when using an ST product outside of its specification or intended use, or in conjunction with other components or software which are used by customer to create their end product or application. ST is not responsible for resistance against such attacks. As such, regardless of the incorporated security features and/or any information or support that may be provided by ST, each customer is solely responsible for determining if the level of attacks tested for meets their needs, both in relation to the ST product alone and when incorporated into a customer end product or application.
- All security features of ST products (inclusive of any hardware, software, documentation, and the like), including but not limited to any enhanced security features added by ST, are provided on an "AS IS" BASIS. AS SUCH, TO THE EXTENT PERMITTED BY APPLICABLE LAW, ST DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, unless the applicable written and signed contract terms specifically provide otherwise.

9 Revision history

Table 102. Document revision history

Date	Revision	Changes
03-Aug-2020	1	Initial release.
20-Nov-2020	2	Updated: – Table 50: ESD absolute maximum ratings. – Table 52: I/O current injection susceptibility. – Table 100: Package thermal characteristics. – Internal voltage reference buffer (VREFBUF) at 2.9 V.
16-Sep-2021	3	Updated: – Features. – Table 5: Temperature sensor calibration values – Table 2: STM32G491xC/xE features and peripheral counts – Section 3.11.4: Low-power modes – Section 3.29: Universal synchronous/asynchronous receiver transmitter (USART) – Section 3.33: Controller area network (FDCAN1, FDCAN2) – Section 3.33: Controller area network (FDCAN1, FDCAN2) – Figure 6: STM32G491xC/xE UFQFPN32 pinout – Table 10: SAI features implementation – Table 12: STM32G491xC/xE pin definition – Table 62: ADC accuracy - limited test conditions 1 – Table 63: ADC accuracy - limited test conditions 2 – Table 64: ADC accuracy - limited test conditions 3 – Figure 28: ADC accuracy characteristics – Figure 29: Typical connection diagram when using the ADC with FT/TT pins featuring analog switch function – Section 6.2: UFQFPN32 package information (A09E) – Section 6.8: LQFP80 package information (1S)

Table 102. Document revision history (continued)

Date	Revision	Changes
22-Apr-2024	4	Updated: – Features – Section 2: Description – Section 3.11.1: Power supply schemes – Table 13: Alternate function – Table 100: Package thermal characteristics – Section 6.2: UFQFPN32 package information (A09E) – Section 6.3: UFQFPN48 package information (A0B9) – Section 6.4: LQFP48 package information (5B) – Section 6.5: WLCSP64 package information (B0D3) – Section 6.6: LQFP64 package information (5W) – Section 6.7: LQFP80 package information (9X) – Section 6.8: LQFP80 package information (1S) – Section 6.9: LQFP100 package information (1L) Added: – Figure 3: Power-up/down sequence – Section 6.1: Device marking – Section 8: Important security notice Deleted all device marking example except the one of WLCSP64.

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2024 STMicroelectronics – All rights reserved

